期刊文献+

一种故障节点再利用NoC容错路由算法 被引量:2

Fault-tolerant Routing Algorithm of NoC Based on the Reuse of Fault Nodes
下载PDF
导出
摘要 构建一种微细粒度故障模型,有效地区分链路故障和通道故障,并在该模型的基础上提出一种基于故障节点再利用的容错路由算法.本算法由一个动态暂存机制(dynamic pseudo-receiving mechanism,DPR)和动态转向控制(dynamic turn management,DTM)构成,分别用于暂存数据包和避免死锁.最后实验结果表明,本文算法较先前的容错算法,时间延迟降低27%,吞吐量提高21%.尤其在数据包注入率增大时,本文方案有着明显的优势。 This paper put forward a fine-grained fault-tolerant model which can effectively distinguish between the link failure and the channel failure,and a fault-tolerant routing algorithm was proposed with the model based on the reuse of fault nodes. The algorithm consists of a dynamic pseudo-receiving mechanism (DPR) and a dynamic turn management(DTM) , which are respectively used for temporarily storing data packets and avoiding the deadlock. The experimental results show that the method can reduce the delay at most by 27% and increase the throughput by 21% on the basis of less hardware overhead compared with the previous fault-tolerant routing algorithm. When the injection rate of the data packets is increased, the method has the obvious advantages, ensuring the reliability of the network.
出处 《小型微型计算机系统》 CSCD 北大核心 2017年第5期997-1001,共5页 Journal of Chinese Computer Systems
基金 国家自然科学基金项目(61572520)资助
关键词 细粒度故障模型 通道故障 动态暂存机制 动态转向控制 fine-grained failure model channel fault dynamic pseudo-receiving mechanism dynamic turn management
  • 相关文献

参考文献3

二级参考文献34

  • 1AGARWAL A, ISKANDER C, SHANKAR R. Survey of network on chio( NoC ) architectures & contributions~ J1. Enaineerina. Comou-.
  • 2BENINII L, MiCHELI G D. Network on chip: a new SoC paradigm [ J]. IEEE Computer,2002,35( 1 ) : 70-78.
  • 3WU M S, LEE L C. Using a periodic square wave test signal to detect crosstalk faults [ J]. IEEE Design & Test of Computers,2005,22 (2) : 160-169.
  • 4DUMITRAS T, KEMER S, MARCULESCU R. Towards on-chip f- ault-tolerant communication [ C ]//Proc of Asia and South Pacific De- sign Automation Conference. New York : ACM Press ,2003 : 225-232.
  • 5DUMITRAS T, MARCULESCU R. On-chip stochastic communication [ C ]//Proc of Design, Automation and Test in Europe Conference and Exhibition. Washington DC : IEEE Computer Society, 2003 : 790- 795.
  • 6PIRRETrl M, LINK G, BROOKS R,et al. Fault tolerant algorithms for network-on-chip interconnect [ C ]//Proc of IEEE Computer Socie- ty Annum Symposium on VLSI. 2004: 46-51.
  • 7WU Jie. A fault tolerant and deadlock free routing protocol in 2D me- shes based on odd-even turn model [J]. IEEE Trans on Compu- tots, 2003,52 ( 9 ) : 1154 - 1169.
  • 8HU Jing-cao, MARCULESCU R. DyAD:smart routing for networks- on-chip[ C]//Proc of the 41st Design Automation Conference. New York : ACM Press, 2004 : 260 - 263.
  • 9ALI M, WELZL M, HELLEBRAND S. A dynamic routing mecha- nism for network-on-chip [ C ]//Proc of the 23rd NORCHIP Confer- ence. 2005:70-73.
  • 10FENG Chao-chao, LU Zhong-hai, AXEL J, et al. FoN : fauh-on-neigh- bor aware routing algorithm network-on-chip[ C]//Proc of the 23rd IEEE International SoC Conference. 2010:441 - 446.

共引文献12

同被引文献24

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部