4WANG Shuai,JI Yindong,DONG Wei,et al.Design and RAMS Analysis of a Fault-Tolerant Computer Control System[J].Tsinghua Science and Technology,2007,12(S1):116-121.
5PAULITSCH M,STEINER W.Fault-Tolerant Clock Synchronization for Embedded Distributed Multi-Cluster Systems[C]//Proceedings of the 15th Euromicro Conference on Real-Time Systems 2003.Catania:ECRTS,2003:1025-1033.
6SUGAHARA H,KUNIFYJI T,HATTORI T,et al.Technologies for Signal Control System by Optical LAN[C]//Proceedings of the 26th IEEE International Conference on Distributed Computing Systems Workshops 2006.Lisboa:ICDCS,2006:119-125.
7CENELEC.BS EN 50128:2001 Railway Applieations:Communication,Signalling and Processing Systems Safety Related Electronic Systems for Signalling[S].British:European Committee for Eleetrotechnical Standardization,2003.
8CENELEC.BS EN 50129:2003 Railway Applications:Safety Related Electronic Systems for Signalling[S].British:European Committee for Electrotechnical Standardization,2003.
9FLAMMINI F,MAZZOCCA N,IACONO M,et al.Using Repairable Fault Trees for the Evaluation of Design Choices for Critical Repairable Systems[C]//Proceedings of the Ninth IEEE International Symposium on High-Assurance Systems Engineering 2005.Heidelberg:HASE,2005:2227-2232.
10Hansen K M. Formalizing railway interlocking system [J]. Nordic Seminar on Dependable Computing Sys- tems,1998,78(2) :113-115.
