期刊文献+

一种带参考注入信号的TIADC时间失配校准算法 被引量:4

Calibration of timing skew for TIADC with reference-injection single
下载PDF
导出
摘要 提出了一种带参考注入信号的校准算法,用于校准时间交织模数转换器(Time-Interleaved Analog-to-Digital Converter,TIADC)的时间失配误差。该算法引入参考注入信号,参考注入信号通过采样保持电路(sample hold circuit,S/H)后,利用TIADC的各子通道时钟依次控制S/H,对其输出后的值进行运算获得时间误差,再将时间误差反馈回多相时钟产生器,利用可变延迟线实现时间失配的补偿。该算法运算简单,消耗的硬件资源低,对输入信号没有限制,可以扩展到任意通道。算法应用于一个4通道12 bits的TIADC,当输入信号的归一化频率f_(in)/f_s=0.485 0,设定的最大误差为1.0% T_s时,MATLAB仿真结果表明,经过本算法校准后的SFDR从31.009 4 dB提高到了95.627 0 dB,SNDR从31.074 9 dB提高到了73.480 5 dB,证明了该校准方案的有效性。 A calibration algorithm with a reference-injection single was presented in this paper to calibrate the timing mismatch of Time-Interleaved Analog-to-Digital Converter(TIADC). This algorithm used a reference-injection single ,which is sampled by the sub-channal's CLKs of TIADC. We can acquire the timing skew by the operations of the output of the S/H and then feed it back to the muhiphase clk. Achieve the compensation of time-skew with variable delay line. The presented calibration algorithm has lower hardware consumption with no restriction on the input single, and could be extended to arbitrary number of channels. Simulation result of 4 channal 12 bits TIADC with MATLAB shows that, with this calibration algorithm, the SFDR rose from 31.009 4 dB to 95.627 0 dB and the SNDR rose from 31.074 9 dB to 73.480 5 dB at the input frequency fin/fs=0.485 ,was proofed enough the effectiveness of this algorithm.
出处 《电子技术应用》 北大核心 2017年第5期44-47,共4页 Application of Electronic Technique
关键词 参考注入信号 时间交织模数转换器 时间失配 可变延迟线 reference-injection single time interleaved ADC timing-skew variable delay line
  • 相关文献

参考文献4

二级参考文献43

  • 1JENQ Y C. Perfect reconstruction of digital spectrum from nonuniformly sampled signals[J]. IEEE Transactions on Instrumentation and Measurement, 1997, 46(3).
  • 2HUA W J. A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADC's[J]. IEEE Transactions on Circuits And Systems--II: Analog and Digital Signal Processing, 2000, 47(7).
  • 3JUSSI V S. Optimization and efficient implementation of FIR filters with adjustable fractional delay[C]. Hong Kong: IEEE International Symposium on Circuits and Systems, 1997.
  • 4FARROW C W. A continuously variable digital delay element[C]. IEEE International Symposium on Circuits and Systems, 1988, 3: 2641-2645.
  • 5JOHANSSON H. On adjustable fractional delay FIR filters and their design[C]. European Conference on Circuit Theory and Design, 2001.
  • 6HUANG S, BERNARD C L.Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs[J]. IEEE Transactions on Circuits and Systems-I: regular papers, 2006,53(6).
  • 7Kurosawa N, Kobayashi H, Maruyama K, et al. Explicit Analysis of Channel Mismatch Effects in Time-interleaved ADC SystemsEJ3. IEEE Trans on Circuits and Systems-I: Fundamental Theory and Applications, 2001, 48(3): 261-271.
  • 8Huang S, Levy B C. Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs[J]. IEEE Trans on Circuits and Systems-I: Regular Papers, 2007, 54(4): 863-876.
  • 9Divi V, Wornell G W. Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters [J]. IEEE Journal of Selected Topics in Signal Processing, 2009, 3(3) : 509-522.
  • 10Zou Y Z, Zhang S L, Lim Y C. Timing Mismatch Compensation in Time-Interleaved ADCs Based on Multichannel Lagrange Polynomial Interpolation[J]. IEEE Trans on Instrumentation and Measurement, 2010, 60(4) : 1123-1131.

共引文献41

同被引文献25

引证文献4

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部