期刊文献+

基于自注入耦合技术的超低相位噪声QVCO

An Ultra-Low-Phase Noise Quadrature Voltage-Controlled Oscillator Based on Self-Injection-Coupled Technique
下载PDF
导出
摘要 基于标准0.18μm CMOS工艺,提出并验证了一种改进的用于多相位振荡器的耦合方法。将一种先进的自注入耦合(SIC)技术,用于耦合两个电流复用差分压控振荡器(VCO)。相比较于传统的并联耦合正交VCO(QVCO)而言,所提出的采用SIC技术的QVCO在没有增加功耗的前提下,表现出了更低的相位噪声。所提出的SIC-QVCO在16.41GHz振荡频率下,相位噪声为-119.7dBc/Hz@1MHz,并且调谐范围高达1.66GHz,直流电源电压和电流分别为1.8V和5.28mA,芯片尺寸为0.3mm×0.9mm。 An improved coupled method for multiphase oscillator is proposed and demonstrated in a standard 0.18/~m CMOS technology. A self-injection-coupling (SIC) technique is used to couple two current- reused differential voltage-controlled oscillators (VCOs). Compared with the conventional parallel-coupled quadrature VCO (QVCO), the proposed QVCO using the SIC technique presents low phase noise without in- creasing dc power consumption. At the oscillating frequency of 16.41 GHz, the proposed SIC-QVCO shows a low phase noise of --119.7 dBc/Hz at 1-MHz offset frequency and a tuning range of 1.66 G Hz. The dc supply voltage and current consumption are 1.8 V and 5.28 mA respectively. The chip size of the proposed SIC-QV- CO is 0.3 mm×0.9 mm.
作者 戚玉华 何如龙 QI Yuhua HE Rulong(School of Electronic Engineering, Naval University of Engineering, Wuhan 430033, Chin)
出处 《雷达科学与技术》 北大核心 2017年第2期198-202,共5页 Radar Science and Technology
关键词 相位噪声 自注入耦合 正交压控振荡器 振幅误差 相位误差 phase noise self-injection-coupling quadrature voltage-controlled oscillator amplitude error phase error
  • 相关文献

参考文献1

二级参考文献12

  • 1Chen W H, Inerowicz M E, Byunghoo J. Phase Frequency Detector with Minimal Blind Zone for Fast Frequency Acquisition[ J]. IEEE Transactions on Circuits and Systems Ⅱ :Express Briefs, 2010,57 (12) :936-940.
  • 2Yoshimura T, Iwade S, Makino H, et al. Analysis of Pull-in Range Limit by Charge Pump Mismatch in a Linear Phase-Locked Loop [ J ]. IEEE Transactions on Circuits and Systems Ⅰ: Regular Papers,2013,60(4) :896-907.
  • 3Yang X,Lu X,Babakhani A. A Free-Space Optically Locked VCO with Picosecond Timing Jitter in O. 18-μm CMOS [ J ]. Photonics Technology Letters ,2014,26(12) : 1180-1183.
  • 4Ferriss M, Rylyakov A, Tiemo J A, et al. A 28 GHz Hybrid PLL in 32 nm SOI CMOS[ J]. IEEE Journal of Solid-State Circuits,2014, 49(4) : 1027-1035.
  • 5Szortyka V,Qixian Shi,Raczkowski K,et al. 21.4 A 42 mW 230 fs- Jitter Sub-Sampling 60 GHz PLL in 40 nm CMOS[ C]//IEEE In- ternational Solid-State Circuits Conference Digest of Technical Pa- pers ( ISSCC ) , San Francisco, America, 2014: 366- 367.
  • 6Wang Minsheng, Mayhugh T L, Embabi S H K, et al. Constant-Gm Rail-to-Rail CMOS Op-Amp Input Stage with Overlapped Transition Regions [ J ]. IEEE Journal of Solid-State Circuits, 1999, 34 ( 2 ) : 148-156.
  • 7Behzad Razavi. Design of Analog CMOS Integrated Circuits [ M ]. Xi'an: Xi'an JiaoTong University Publishing Company, 2002: 348-351.
  • 8Lee I-Ting,Tsai Yun-Ta,Liu Shen-Iuan. A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS [ J ]. IEEE Transac- tions on Very Large Scale Integration(VLSI) Systems,2013,21 (2) : 250-258.
  • 9Xiu Liming, Lin WinTing, Lee TsungTa. Flying-Adder Fractional Divider Based Integer-N PLL:2nd Generation FAPLL as On-Chip Frequency Generator for SoC [ J ]. IEEE Journal of Solid-State Cir- cuits,2013,48(2) :441-455.
  • 10高栋,张万荣,金冬月,丁春宝,赵彦晓,卓汇涵.一款应用于多频带的基于新型Cascode有源电感的高Q带通滤波器[J].电子器件,2013,36(5):667-671. 被引量:5

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部