期刊文献+

Study of the effect of switching speed of the a-SiC/c-Si(p)-based,thyristor-like,ultrahigh-speed switches,using two-dimensional simulation techniques

Study of the effect of switching speed of the a-SiC/c-Si(p)-based,thyristor-like,ultrahigh-speed switches,using two-dimensional simulation techniques
原文传递
导出
摘要 A parametric study for a series of technological and geometrical parameters affecting rise time of Al/aSiC/c-Si(p)/c-Si(n~+)/Al thyristor-like switches,is presented here for the first time,using two-dimensional simulation techniques.By varying anode current values in simulation procedure we achieved very good agreement between simulation and experimental results for the rising time characteristics of the switch.A series of factors affecting the rising time of the switches are studied here.Two factors among all others studied here,exerting most significant influence,of more than one order of magnitude on the rising time,are a-SiC and c-Si(p) region widths,validating our earlier presented model for device operation.The above widths can be easily varied on device manufacture procedure.We also successfully simulated the rising time characteristics of our earlier presented simulated improved switch,with forward breakover voltage V(BF) = 11 V and forward voltage drop VF = 9.5 V at the ON state,exhibiting an ultra low rise time value of less than 10 ps,which in conjunction with its high anode current density values of 12 A/mm^2 and also cheap and easy fabrication techniques,makes this switch appropriate for ESD protection as well as RF MEMS and NEMS applications. A parametric study for a series of technological and geometrical parameters affecting rise time of Al/aSiC/c-Si(p)/c-Si(n~+)/Al thyristor-like switches,is presented here for the first time,using two-dimensional simulation techniques.By varying anode current values in simulation procedure we achieved very good agreement between simulation and experimental results for the rising time characteristics of the switch.A series of factors affecting the rising time of the switches are studied here.Two factors among all others studied here,exerting most significant influence,of more than one order of magnitude on the rising time,are a-SiC and c-Si(p) region widths,validating our earlier presented model for device operation.The above widths can be easily varied on device manufacture procedure.We also successfully simulated the rising time characteristics of our earlier presented simulated improved switch,with forward breakover voltage V(BF) = 11 V and forward voltage drop VF = 9.5 V at the ON state,exhibiting an ultra low rise time value of less than 10 ps,which in conjunction with its high anode current density values of 12 A/mm^2 and also cheap and easy fabrication techniques,makes this switch appropriate for ESD protection as well as RF MEMS and NEMS applications.
出处 《Journal of Semiconductors》 EI CAS CSCD 2017年第5期35-41,共7页 半导体学报(英文版)
关键词 simulation amorphous SiC switches rise time ESD protection simulation amorphous SiC switches rise time ESD protection
  • 相关文献

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部