期刊文献+

基于OpenCL的JPEG压缩算法并行化设计与实现 被引量:1

Parallel design and implementation of JPEG compression algorithm based on OpenCL
下载PDF
导出
摘要 随着图像数据的大量增加,传统单处理器或多处理器结构的计算设备已无法满足实时性数据处理要求。异构并行计算技术因其高效的计算效率和并行的实时性数据处理能力,正得到广泛关注和应用。利用GPU在图形图像处理方面并行性的优势,提出了基于OpenCL的JPEG压缩算法并行化设计方法。将JPEG算法功能分解为多个内核程序,内核之间通过事件信息传递进行顺序控制,并在GPU+CPU的异构平台上完成了并行算法的仿真验证。实验结果表明,与CPU串行处理方式相比,本文提出的并行化算法在保持相同图像质量情况下有效提高了算法的执行效率,大幅降低了算法的执行时间,并且随着图形尺寸的增加,算法效率获得明显的提升。 As the scale of information data increases enormously, traditional single-processor or mul- tiprocessor structure based computing devices are unable to meet the requirements of real-time data pro- cessing. The heterogeneous parallel computing technology attracts much attention and is widely applied for its effective computation efficiency and parallel real-time processing capability. We propose a parallel design of the JPEG compression algorithm based on OpenCL by using the advantages of the GPU in im- age processing. The JPEG algorithm is divided into multiple kernel programs, and the kernels are se- quentially controlled by the event information transfer. The parallel algorithm is simulated and verified on the GPU+CPU platform. Experimental results show that under the same image quality condition, the parallel algorithm can improve algorithm implementation efficiency and reduce time substantially. And as the graph size increases, the efficiency of the algorithm obtains obvious improvement.
出处 《计算机工程与科学》 CSCD 北大核心 2017年第5期855-860,共6页 Computer Engineering & Science
基金 国家自然科学基金(61474087) 中央高校基本科研业务费专项资金(JB150315)
关键词 异构计算 OPENCL 并行化 JPEG heterogeneous computing OpenCL parallel processing JPEG
  • 相关文献

参考文献5

二级参考文献44

  • 1Barker K J, Davis K, Hoisie A, et al. Entering the petaflop era: the architeclure and performance of Roadrunner[C] // SC' 08 Proceedings of the 2008 ACM/IEEE Conference on Supercomputing. Piscat- away: IEEE, 2008: 23-33.
  • 2Ken K. Roadrunner and hybrid compuling[DB/OL]. [2012 02-20]. http: //www. lanl. gov/orgs/hpc/sa- lishan2007/koch, pdf.
  • 3Feng Wuchun. TopS00 official website[EB/OL]. [2012-02 20]. http://www, green500, org/,.
  • 4Kumar R. Tullsen D M. Heterogeneous chip multi- processors[J]. IEEE Computer Science. 2005,38(11) : ?)2-38.
  • 5Kempf T, Doerper M. I.eupers R, et al. A modular simulation fram work for spatial and temporal task mapping onto muhi-processor SoC platform [C] //Conference oll Design, Automation and Test in Eu- rope. Washington.. IEEE, 2005.. 876-881.
  • 6Ruggiero M, Guerri A, Bertozzi D, et al. Conamuni- cation-aware allocation and scheduling framework for stream-oriented multi-processor system-on chip[C]// Conference on Design, Automation and Test in Eu- rope. Mulch: IEEE, 2006:3-8.
  • 7Ma Z, Catthoor F, Votmckx J. Hierarchical task scheduler for interleaving suhtasks on heterogeneous multiprocessor platforms[C] // 2005 Asia and Soulh Pacific Design Automation Conference. Shanghai: IEEE, 2005:952-955.
  • 8Baruah S. Task partitioning upon heterogeneous mul- tiprocessor platform[C]// 10th IEEE Real-time and Embedded Technology and Applications Symposium. I.os Alamitos: IEEE. 200,1: 536-543.
  • 9Kuang S R, Chen C Y, I.iao R Z. Partitioning and pipelined scheduling of embedded system using integer linear programming[C] ff llth International Con- ference on Parallel and Distributed Systems. Wash- ington: IEEE, 2005.. 37-41.
  • 10Rzadca K, Seredynski F. Heterogeneous multipro- cessor scheduling with differential evolutio [C] // 2005 IEEE Congress on Evolutionary Computation. Edinburgh.. IEEE, 2005: 2840-2847.

共引文献21

同被引文献19

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部