期刊文献+

基于二极管单元的高密度掩模ROM设计

Design of High-density Mask ROM Based on Diode Cells
下载PDF
导出
摘要 针对传统ROM(Read-Only Memory)存储密度低、功耗高的问题,该文提出一种采用二极管单元并通过接触孔编程来存储数据的掩模ROM。二极管阵列采用双沟槽隔离工艺和无间隙接触孔连接方式实现了极高的存储密度。基于此设计了一款容量为2 Mb的掩模ROM,包含8个256 kb的子阵列。二极管阵列采用40 nm设计规则,外围逻辑电路采用2.5 V CMOS工艺完成设计。二极管单元的有效面积仅为0.017μm^2,存储密度高达0.0268mm^2/Mb。测试结果显示二极管单元具备良好的单元特性,在2.5 V电压下2 Mb ROM的比特良率达到了99.8%。 Since the traditional Read-Only Memory (ROM) has the problems of low density and high power consumption, a mask ROM based on diode cells and contact-programming process is proposed. With dual-trench isolation process and borderless contact scheme, the diode array can realize ultrahigh density. Based on the proposed novel diode array, a mask ROM macro with 2 Mb capacity is designed, which contains 8 256 kb sub-arrays The diode arrays are fabricated with 40 nm design rule and the peripheral logic circuits are achieved in 2.5 V CMOS process. The effective area of the diode cell is only 0.017μm2 and the density of the diode array is 0.0268 mm2/Mb. Test results show that the cell feature of diodes is good and the bit yield of the 2 Mb ROM achieves 99.8% under 2.5 V supply voltage.
出处 《电子与信息学报》 EI CSCD 北大核心 2017年第6期1452-1457,共6页 Journal of Electronics & Information Technology
基金 中国科学院战略性先导科技专项(XDA09020402) 国家重点基础研究发展计划(2013CBA01904 2013CBA01900 2010CB 934300 2011CBA00607 2011CB932804) 国家集成电路重大专项(2009ZX02023-003) 国家自然科学基金(61076121 61176122 61106001 61261160500 61376006)~~
关键词 掩模只读存储器 二极管阵列 高密度 低功耗 双沟槽隔离 Mask Read-Only Memory (ROM) Diode array High-density Low power Dual-trench isolation process
  • 相关文献

参考文献1

二级参考文献8

  • 1Burns J R. Switching response of complementary symmetry MOS transistor logic circuits[J]. RCA Rev, 1964, 25(12): 627-661.
  • 2Hedenstierna N and Jeppson K O. CMOS circuit speed and buffer optimization[J]. IEEE Trans. on CAD, 1987, 6(2): 270-281.
  • 3Vemuru S R. A model for delay evaluation of a CMOS inverter[C]. Proceeding of the ISCAS, New Orleans, USA,1990: 89-92.
  • 4Sakurai T and Newton A R. Alpha-Power law MOSEFT model and its applications to CMOS inverter delay and other formulas[J]. Solid State Circuits, 1990, 25(2): 584-594.
  • 5Bowman K A and Austin B L, et aL. A physical Alpha-power law MOSEFT model[J]: Solid State Circuits, 1999, 34(10):1410-1414.
  • 6Sakurai T. Closed form expressions for interconnection delay,coupling and crosstalk in VLSI's [J]. IEEE Trans. on Electron Devices, 1993, 40(1): 118-124.
  • 7Rabaey J M, et al. Digital integrated circuits: A design perspective[M]. New Jersey: Prentice-Hall, 2003: 657-661.
  • 8Bhavnagarwala A J. The impact of intrinsic device fluctuations on CMOS SRAM cell stability[J]. Solid State Circuits, 2001, 36(4): 658-665.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部