期刊文献+

多个NIOS程序在EPCS中的存储及切换运行

Method of Storage and Switching Running for Multiple NIOS Programs in EPCS
下载PDF
导出
摘要 针对Altera FPGA,提出了一种在EPCS Flash中存入多个NIOS Ⅱ嵌入式程序(不同的配置文件和NIOS Ⅱ应用文件)并实现程序间相互切换运行的方法。通过搭建平台并以两个嵌入式程序为例,分别分析了它们的配置及引导流程,阐述了程序存储及切换运行的具体方法,实验结果证明了该方法的可行性。该方法使得带NIOS Ⅱ软核的FPGA嵌入式系统在调试以及应用上更加方便灵活,尤其针对系统程序的远程更新,在不破坏原有程序的基础上即可完成,大大提升了系统的安全性。 In the paper,a method for Altera FPGA to store multiple NIOS II embedded programs into EPCS Flash and let them swtich to each other for running is proposed.Taking two embedded programs as the example, the program hoot process, the specific method of the two program's storage and switch running are introduced.The experiment results show that the method is feasible.This method makes the FPGA with NIOS II soft core more convinient in program debugging and practical application.Especially for program remote update, it can be completed without destroying the original program, and therefore the security of the system is enhanced greatly.
作者 罗明华
出处 《单片机与嵌入式系统应用》 2017年第6期12-14,18,共4页 Microcontrollers & Embedded Systems
基金 省部级-"矿用胶带机撕裂检测控制系统研究" 重庆市社会事业与民生保障专项项目(cstc2015shmszx90007)
关键词 FPGA NIOS EPCS 程序存储 重配置 程序引导 FPGA NIOS II EPCS program storage reconfiguration program boot
  • 相关文献

参考文献4

二级参考文献111

  • 1Altera. Cyclone datasheet[OL]. [2008 - 08]. http://www. altera. com. cn/literature/lit-index. html.
  • 2Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
  • 3Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
  • 4Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
  • 5Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
  • 6Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
  • 7Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
  • 8Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.
  • 9Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57.
  • 10Frohman-Dentchkowsky D. A fully-decoded 2048-bit electrically programmable MOS ROM. IEEE International Solid State Circuits Conference Digest of Technical Papers, Philadelphia, 1971: 80-81.

共引文献220

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部