期刊文献+

用于16bit 100MS/s ADC的高精度参考电压产生电路 被引量:7

High precision voltage reference generator for 16-bit 100MS/s ADC
下载PDF
导出
摘要 设计了一种应用于16bit 100MS/s流水线模数转换器的输出可调参考电压产生电路.通过采用电流求和以及浮动电流源控制技术,设计了一种快速响应、高精度、输出电压可调的参考电压缓冲器.该缓冲器通过采用推挽输出和复制电路结构,在进一步提高输出参考电压的电源抑制比的同时,减小了输出阻抗.16bit 100MS/s模数转换器电路采用0.18μm 1P6M 1.8VCMOS工艺实现,测试结果表明,参考电压产生电路模块的功耗为23mW,面积为1.3mm×2.0mm,在-55℃~125℃范围内的温度系数为16×10^(-6)℃^(-1);整体模数转换器电路在全速采样条件下对于10.1MHz的输入信号得到的信噪比为76.3dB,无杂散动态范围为89.2dB,功耗为300mW,面积为3.5mm×5.0mm. An output adjustable voltage reference generator for the 16-bit 100 MS/s pipelined ADC is presented. An adjustable output voltage, fast-setting, high precision reference voltage buffer is designed by using current summing and floating current control techniques. In order to further improve the PSRR and reduce the output impedance, the push pull output and replica circuit structure is introduced. The prototype 16-bit 100 MS/s ADC is fabricated by 0.18 μm 1.8 V 1P6M CMOS technology. Test results show that the voltage reference generator consumes an area of 1.3 mm×2.0 mm, and the power consumption is 23 roW. The average temperature coefficient of the output voltage is 16× 10-6℃^-1 in the range of --55℃ to 125℃. The 16-bit 100 MS/s ADC achieves the SNR of 76.3 dBFS and SFDR of 89.2 dBc, with 10.1 MHz input at the full sampling speed, and it consumes the power of 300 mW and occupies an area of 3.5 mm× 5.0 mm.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2017年第3期127-132,180,共7页 Journal of Xidian University
基金 国家自然科学基金资助项目(61474092) 安徽高校自然科学研究重点资助项目(KJ2017A396)
关键词 流水线模数转换器 参考电压 电压缓冲器 高精度 pipelined analog-to-digital converter voltage reference voltage buffer high precision
  • 相关文献

参考文献4

二级参考文献35

  • 1Boni A. Op-amps and startup circuits for CMOS bandgap references with near 1-V supply[J]. IEEE Journal of Solid-State Circuits, 2002,37(10): 1339-1343.
  • 2Buck A, McDonald C, Lewis S, et al. A CMOS bandgap reference without resistors [J]. IEEE Journal of Solid-State Circuits, 2002,37(1) : 81-83.
  • 3Zanchi A, Tsay F. A 16-bit 65-MS/s 3. 3-V pipeline ADC core in SiGe BiCMOS with 78-dB SNR and 180- fs jitter [J]. IEEE Journal of Solid-State Circuits, 2005,40(6).. 1225-1237.
  • 4Mok W, Mak P, Martins R, et al. Modeling of noise sources in reference voltage generator for very-high- speed pipelined ADC [EB/OL]. (2004-11-15) [2009-01-08]. http://ieeexplore, ieee. org/stamp/stamp. jsp? tp= & arnumber=1353883.
  • 5Chuang S, Sculley T. A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter[J]. IEEE Journal of Solid-State Circuits, 2002,37(6) : 674-683.
  • 6Varzaghani A, Yang C. A 600-MS/s 5-bit pipeline A/D converter using digital reference calibration [J]. IEEE Journal of Solid-State Circuits, 2006,41(2):310-319.
  • 7Kenney J, Rangan G, Ramamurthy K, et al. An enhanced slew rate source follower [J]. IEEE Journal of Solid-State Circuits, 1995,30(2) : 144-146.
  • 8Singer L, Ho S, Timko M, et al. A 12 b 65 MSample/s CMOS AIX; with 82 dB SFDR at 120 MHz [EB/ OL]. (2002-08-06) [2009-01-06]. http://ieeexplore, ieee. org/stamp/stamp, jsp? tp= &arnumber=839681.
  • 9Razavi B. Principles of data conversion system design [M]. Hoboken, NJ, USA.. Wiley-IEEE Press, 1994.
  • 10Najafizadeh L, Phillips S D, Moen K A, et al. Single Even Transient Response of SiGe Voltage References and Its Impact on the Performance of Analog and Mixed-Signal Circuits[J]. IEEE Trans on Nuclear Science, 2009, 56(6): 3469-3476.

共引文献11

同被引文献21

引证文献7

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部