期刊文献+

一种可配置数字滤波器设计及其ASIC实现 被引量:7

Design of configurable digital filter and its ASIC implementation
下载PDF
导出
摘要 针对一种行业专网用带宽可变频点可变无线射频芯片的需求,设计一种可配置数字滤波器系统结构。该结构通过CIC滤波器组减少系统中FIR滤波器的阶数和系数,并采用补偿滤波器和增益校正模块减小信号失真;带宽通道配置模块选取CIC滤波器组的抽取因子、FIR滤波器系数等参数,实现带宽可变、频点可变的功能。采用Global Foundry 0.18μm工艺进行ASIC设计,通过系统优化减少数字滤波器内部数据位宽,并采用CSD编码系数等面积优化方法,使版图面积减少30%。研究结果表明:所设计数字滤波器实现了5 kHz^2 MHz等带宽信号的选取,其通带波纹小于0.015 dB,阻带衰减大于55 dB,过渡带宽不大于通带宽度。 A configurable digital filter structure was designed based on the request of variable bandwidth and frequency RF Chip for application of industry network. By using CIC filter group, the order and coefficient of FIR filter were reduced, and the signal distortion was also reduced due to the compensation filter and gain correction module. CIC filter decimation factor, FIR filter coefficients and other parameters were selected by bandwidth channel configuration module to achieve the function of variable bandwidth and frequency. The chip was implemented in Global Foundry 0.18 μm process. The internal data bits of the digital filter were reduced by data width matching module. And the layout area of the digital filter was reduced by 30%using CSD coding multiplication method, etc. The results show that the digital filter achieves bandwidths of 5 kHz-2 MHz, passband ripple is less than 0.015 dB, stopband attenuation is greater than 55 dB, and transition bandwidth does not surpass the pass bandwidth.
出处 《中南大学学报(自然科学版)》 EI CAS CSCD 北大核心 2017年第4期990-995,共6页 Journal of Central South University:Science and Technology
基金 国家科技重大专项(2012ZX03004008) 国家自然科学基金资助项目(51078270)~~
关键词 数字滤波器 可配置 CIC滤波器 FIR滤波器 digital filter configurable CIC filter FIR filter
  • 相关文献

参考文献6

二级参考文献69

  • 1Fujimori I, Koyama K, and Trager D, et al.. A 5-V single-chip delta-sigma audio A/D converter with 111 dB dynamic range [J]. IEEE Journal of Solid-State Circuits, 1997, 32(3): 329-336.
  • 2Geerts Y, Marques M A, and Steyaert M S. A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications [J]. IEEE Journal of Solid-State Circuits, 1999, 34(7): 927-936.
  • 3Dolecek G and Mitra S. On design of CIC decimation filter with improved response 2008.ISCCSP 2008.3rd International Symposium on Communications, Control and Signal Processing, Malta, March 12-14, 2008: 1072-1076.
  • 4Chong K and Gopalakrishanan P, et al.. Low power approach for decimation filter hardware realization [C]. Proceedings of World Academy of Science, Engineering and Technology, Singapore, August 29-31, 2008: 550-553.
  • 5Shiraishi M. A simultaneous coefficient calculation method for sinc^N FIR filters [J]. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2003, 50(4): 523-529.
  • 6Quiquempoix V and Bellini G, et al.. Digital decimation filter [P] US, 6,788,233, 2004.
  • 7Hogenauero B. An economical class of digital filters for decimation and interpolation [J]. IEEE Transactions on Acoustics, Speech, and Signal Processing, 1981, 29(2):155-162.
  • 8Chu S and Burrus C. Multirate filter designs using comb filters [J]. IEEE Transactions on Circuit Systems, 1984, 32(11): 913-924.
  • 9Losada R and Lyons R. Reducing CIC filter complexity [J]. IEEE Signal Process Magazine, 2006, 23(4): 124-126.
  • 10Laddomada M. Generalized comb decimation filters for ∑△ A/D converters: analysis and design [J]. IEEE Transactions on Circuits Systems I, 2007, 54(5): 994-1005.

共引文献34

同被引文献62

引证文献7

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部