期刊文献+

考虑偏置温度不稳定性的软差错率分析 被引量:1

Bias Temperature Instability-aware Soft Error Rate Analysis
下载PDF
导出
摘要 纳米工艺下,老化效应与软差错共同引发的集成电路可靠性问题至关重要。该文分析偏置温度不稳定性(BTI),包括负偏置温度不稳定性(NBTI)和正偏置温度不稳定性(PBTI)对软差错率的影响,提出从关键电荷值和延迟两个因素综合考虑。首先分析BTI效应下两个因素如何变化,推导了延迟受BTI影响的变化模型,介绍关键电荷的变化机理。然后探讨将两个因素结合到软差错率(SER)评估中,推导了融入关键电荷值的SER计算模型,提出将延迟的变化导入到电气屏蔽中的方法。基于ISCAS89基准电路上的实验验证了综合两种因素考虑BTI效应评估SER的有效性和准确性。 Under nano-scaled technology, the Integrated Circuit (IC) reliability issues caused by both aging mechanism and soft error become very critical. In this paper, from critical charge and delay points of view, the effects of Bias Temperature Instability (BTI), including Negative BTI (NBTI) and Positive BTI (PBTI), on Soft Error Rate (SER) are analyzed. Firstly, how BTI affects critical charge and delay is focused on. The delay increasing model is derived, and the critical charge changing procedure is introduced. Further, using the derived SER computational model considering critical charge, and mapping the changed delay into electrical mask procedure, the SER is accurately calculated. Experimental results on ISCAS89 benchmark circuits show that, considering two factors of BTI, SER estimation has high accuracy.
出处 《电子与信息学报》 EI CSCD 北大核心 2017年第7期1640-1645,共6页 Journal of Electronics & Information Technology
基金 国家自然科学基金(61432017 61404092) 上海电力学院人才启动基金(K-2013-017) 上海高校青年教师资助计划项目(Z2015-074) 上海市科委地方能力建设项目(15110500700)~~
关键词 集成电路 偏置温度不稳定性 软差错率 关键电荷值 延迟 Integrated Circuit (IC) Bias Temperature Instability (BTI) Soft Error Rate (SER) Critical charge value Delay
  • 相关文献

参考文献2

二级参考文献24

  • 1Gangadhar S, Tragnudas S. A probabilistic approach to diagnose SETs in sequential circuits[J]. Journal of Electronic Testing, 2013, 29(3): 317-330.
  • 2Sayil S, Wang J Y. Single-event soft errors in CMOS logic[J]. IEEE Potentials, 2012, 31 (2): 15-22.
  • 3Lin C Y H, Huang R H M, Wen C H P, et al. Aging-aware statistical soft-error-rate analysis for nano-scaled CMOS designs[C]//Proceedings of International Symposium on VLSI Design, Automation, and Test. Los Alamitos: IEEE Computer Society Press, 2013:1-4.
  • 4Chen L, Ebrahimi M, Tahoori M B. CEP: correlated error propagation for hierarchical soft error analysis[J]. Journal of Electronic Testing, 2013, 29(2): 143-158.
  • 5Holcomb D, Li W C, Seshia S A. Design as you see FIT: system-level soft error analysis of sequential circuits[C]//Proc- eedings of the Conference on Design, Automation and Test in Europe. Los Alamitos: IEEE Computer Society Press, 2009: 785-790.
  • 6Entrena L, Garcia-Valderas M, Femandez-Cardenal R, et alSott error sensitivity evaluation of microprocessors by multilevel emulation-based fault injection[J]. IEEE Transactions on Computers, 2012, 61(3): 313-322.
  • 7Wang F, Xie Y. Soft error rate analysis for combinational logic using an acurete electrical masking model[J]. IEEE Transac- tions on Dependable and Secure Computing, 2011, 8(1): 137-146.
  • 8PTM introduction[OL]. [2014-06-03]. http://ptm, asu. edu/.
  • 9Wang Y, Chen X M, Wang W P, et al. Leakage power and circuits aging cooptimization by gate replacement techniques[J] IEEE Transactions on Very Large Scale Integration Systems, 2011, 19(4): 615-628.
  • 10Paul B C, Kang K, Kufluoglu H, et al. Negative bias temperature instability: Estimation and design for improved reliability of nanoscale circuits[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(4): 743-751.

共引文献4

同被引文献2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部