期刊文献+

基于GPU的Viterbi并行解码算法的设计与实现

Design and impelementation of parallel viterbi decoding on GPU
下载PDF
导出
摘要 针对GPU并行计算特征,对Viterbi解码自身做了并行处理探索,并提出使用Zero-Termination卷积码来实现基于GPU的Viterbi解码分块并行处理。设计的实现结果表明:Zero-Termination卷积码的简单而适用于GPU分块并行;误码率降低,特别是在信噪比低的情况下,Zero-Termination卷积码误码率比不损失码率的卷积码要低。同时,还实现了基于GPU的7,9,15三种不同约束长度的Viterbi解码,获得了良好的误码性能曲线及高吞吐率表现。 In this paper, GPU-oriented parallel Viterbi decoding algorithm for convolutional code is explored. Zero-Termination convolutional code is also proposed to achieve parallel block Viterbi decoding on GPU is proposed. The results show that Zero-Ter- mination convolutional code is simple and suitable for GPU-based block Viterbi decoding. It also showsthat. It also shows that BER decreases especially when the ebn0 is low. Meanwhile, 7,9,15 these three kinds of constrain length convolutional codes' parallel block Viterbi decoding are implemented on GPU with low BER and high I/O performance.
出处 《电视技术》 北大核心 2017年第4期189-195,共7页 Video Engineering
基金 国家科技支撑计划项目(2014BAK10B01)
关键词 行计算 Zero—Termination卷积码 VITERBI解码 GPU parallel computing Zero-termination convolutional code Viterbi decoding GPU
  • 相关文献

参考文献2

二级参考文献7

  • 1郑宇驰,周晓方,闵昊.OFDM系统中Viterbi译码器的设计及FPGA验证[J].复旦学报(自然科学版),2005,44(6):923-928. 被引量:5
  • 23GPP TS 36.201 v8.1.0:LTE Physical Layer-General Description(Release 8)[S].2008-05;7-8.
  • 33GPP TS 36.211 v8.3.0:Physical Channels and Modulation(Release 8)[S].2008-05;71.
  • 4Bill Wilkie and Beth Cowie.Viterbi Decoder Block Decoding-Trellis Termination and Tail Biting.XAPP551 (1.0)February 14,2005.
  • 5Martin Roder and Raouf Hamzaoui.Fast Tree-Trellis List Viterbi Decoding[J].IEEE Trans Communications,2006,53(3):453-460.
  • 6EDA先锋工作室.Xilinx ISE 9.X FPGA/CPLD设计指南[M].北京:人民邮电出版社,2007.
  • 7www.dcw.org.cn .

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部