1Li H,Chen Y.An overview of non-volatile memorytechnology and the implication for tools and architectures[C]// Proc of Design,Automation and Test in Europe(DATE).Piscataway,NJ:IEEE,2009:731-736.
2Wu X,Yan Z.Efficient CODEC designs for crosstalkavoidance codes based on numeral systems[J].IEEE Transon Very Large Scale Integration Systems,2011,19(4):548-558.
3Zhang J,Friedman E G.Effect of,shield insertion onreducing crosstalk noise between coupled interconnects[C]//Proc of the 2004 Int Symp on Circuits and Systems(ISCAS).Piscataway,NJ:IEEE,2004:II529-II532.
4Mutyam M.Selective shielding technique to eliminatecrosstalk transitions[J].ACM Trans on Design Automation of Electronic Systems,2009,14(3);43:1-43:20.
5Gupta U,Ranganathan N.A utilitarian approach to variationaware delay,power,and crosstalk noise optimization[J].IEEE Trans on Very Large Scale Integration Systems,2011,19(9):1723-1726.
6Hanchate N,Ranganathan N.Simultaneous interconnectdelay and crosstalk noise optimization through gate sizingusing game theory[J].IEEE Trans on Computers,2006,55(8):1011-1023.
7Macii E,Poncino M,Salerno S.Combining wire swappingand spacing for low-power deep-submicron buses[C]// Procof the IEEE Great Lakes Symp on VLSI.Piscataway,NJ:IEEE,2003:198-202.
8Lee C,Lee J K,Hwang T,et al.Compiler optimization on VLIW instruction scheduling for low power[J].ACM Trans on Design Automation of Electronic Systems,2003,8(2):252-268.
9Shao Z,Zhuge Q,ZKang Y,et al.Efficient scheduling forlow-power high-performance DSP applications[C]//Proc ofthe 2nd Workshop on Hard ware/Software Supper for High Performance Scientific and Engineering Computing.Piscataway,NJ:IEEE,2003:135-149.
10Chabini N,Wolf M C.Reordering the assembly instructionsin basic blocks to reduce switching activities on theinstruction bus[J].Computers Digital Techniques,2011,5(5):386-392.
