期刊文献+

高动态性能精密电容检测电路设计

High Resolution Capacitance Measurement Technology Used in Capacitive Sensor
下载PDF
导出
摘要 从电路噪声的角度分析了直流充放电法和交流激励法电容测量技术的性能,得出交流法在增加电路复杂度极小的条件下,可获得较高的电容分辨率.给出了采用交流法的电路设计.使用Σ/Δ模数转换器,在获得高精度的A/D转换结果的同时简化了低通滤波器的设计,并获得了可编程的动态性能.理论分析和实践证明,本设计满足了10-16F电容变化量检测的应用需求. The DC charge based and AC based capacitance measurement technologies are analysised from the point of noise performance,which is the key factor to determine the resolution of measurement.The conclusion that AC based technology can get higher resolution with little increasing in circuit complexity is drawn by comparing the circuit performance and structure of the two technologies.The AC based measurement is adopted.The applying of the Σ/Δ A/D converter simplifies the low pass filter design,gets high resolution and programmable dynamic performance.The theory analysis and experimentation prove that the technologies applied in the system are proper for the measurement demand of 10-16 F capacitance variation.
出处 《中北大学学报(自然科学版)》 CAS 2007年第S1期108-111,共4页 Journal of North University of China(Natural Science Edition)
关键词 电容测量 噪声 Σ/Δ模数转换器 capacitance measurement noise ∑x/Δ A/D converter
  • 相关文献

参考文献3

二级参考文献9

  • 1[3]Wang Baoliang, Huang Zhiyao, Li Haiqing. A Novel Capacitance Measurement Circuit for Electrical Capacitance Tomography[C]. In:Proceedings of 2nd World Congress on Industrial Process Tomography, Hannover, Germany Aug, 29-31, 2001:580-585
  • 2[4]Huang S M, Xie C G. Design of Sensor Electronics for Electrical Capacitance Tomography[J]. IEE Proceeding-G, 1992;139(1) :83-88
  • 3[5]Yang W Q. Advance in AC-based Capacitance Tomography System [C]. In: Proceedings of 2nd World Congress on Industrial Process Tomography, Hannover, Germany, Aug, 29- 31 2001: 557- 564
  • 4[6]Damiele Marioli, Emilio Sardini, Andrea Taroni. Measurement of Small Capacitance Variations [J]. IEEE Transaction on Instrumentation and Measurement.April, 1991; 40(2):426-428
  • 5[7]Shieh J, Patil M and Sheu B L. Measurement and Analysis of Charge Injection in MOS Analog Switches[J]. IEEE J of Solid-State Circuits, April 1987;22(2):277-281
  • 6[8]Haigh D G and Singh B. A Switching Scheme for Switched-Capacitor Filters, Which Reduces Effect of Parasitic Capacitance Associated with Control Terminals[C]. In:Proc IEEE Int Symp On Circuits and Syatem, June 1983;2:586-589
  • 7[9]Liang Dai, Ramesh Harjani. CMOS Switch-Op-AmpBased Sample-and-Hold Circuit [J]. IEEE Journal of Solid-State Circuit, January 2000; 35(1): 109- 113
  • 8[10]David Johns, Ken Martin. Analog Integrated Circuit Design[M]. Publisher: John Wiley & Sons, ISBN:0471144487, 1 edition (November 15,1996).
  • 9[11]Yang W Q, Stott A L,Beck M S. High frequency and high resolution capacitance measuring circuit for process tomography [J]. IEE Proc. -Circuit Devices S yst, June 1994;(3)

共引文献66

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部