期刊文献+

基于国产CPU的并行冗余计算机系统研究 被引量:2

Research of Parallel Redundant Computer System Based on Domestic CPU
下载PDF
导出
摘要 目前国家不断推进的国产自主可控信息系统建设,其核心国产计算机系统由于技术成熟度低、市场推广晚等原因,暴露出可靠性低、稳定性差的问题,直接导致系统功能无法成功应用;围绕国产化计算机系统的并行冗余架构开展研究,通过计算机系统架构的软硬件设计,以及高速缓存一致性架构、高速互联总线和三状态转换机制方法的应用,基于国产CPU并行冗余计算机系统,可以有效消除备份计算机系统进行当班切换时,存在的切换时间延时和切换过程数据丢失的问题;通过试验验证,该系统可以完成计算机系统中CPU处理器和功能桥片故障模式的容错处理,并保障信息数据的完整性和实时性,有效提高设备中计算机系统的工作可靠性与稳定性。 The construction of the domestic information system at present the country continues to advance, the core of the domestic computer system due to the low degree of technological maturity, market promotion and other reasons later exposed, low reliability, poor stability, led directly to the system function cannot be successfully applied. The parallel redundant architecture research on localization of computer system, the hardware and software design of computer system architecture, application and conversion mechanism method of cache coherence architecture, high-speed interconnection bus and three state, domestic CPU parallel computer system based on redundancy, can effectively eliminate the backup computer system on duty when switching the switch time delay the problem of data loss and switching process. Through the test, the system can complete the fault-tolerant computer system of CPU processor and the function of bridge chip fault modes, and ensure the completeness and timeliness of information data, effectively improving the working reliability and stability of the computer system in equipment.
出处 《计算机测量与控制》 2017年第7期257-259,共3页 Computer Measurement &Control
关键词 并行冗余计算机系统 HyperTransport总线 高速缓存一致性协议 parallel redundant computer system HyperTransport bus cache coherent protocol
  • 相关文献

参考文献1

二级参考文献8

  • 1Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 2Hu W, Wang J, Gao X, et al. Micro-architecture of Godson 3 multi-core processor [EB/OL]//Proc of the 20th Hot Chips. 2008 [ 2008-11-20]. http://www. hotehips. org/he20/main page. htm.
  • 3HyperTransport Technology Consortium. HyperTransport ^TMI/O I.ink Specification Revision 1. 03[M/OL]. 2001 [2008-11- 20]. http://www. hypertransprot. org/default. elm? page = HyperTransportSpecifieationslx.
  • 4ARM. AMBA AXI Protocol vl. 0 Specification [M/OL]. 2004[2007-05-10]. http://www. arm. com/products/solutions/ axi_spec. html.
  • 5Lamport L. Time, clocks, and the ordering of events in a distributed system [J]. Cornmunnieations of the ACM, 1978, 21(7): 558-565.
  • 6Gharachorloo K, Lenoski D, Laudon J, et al. Memory consistency and event ordering in scalable shared-memory multi processors [C] //Proc of the 17th Int Syrup on Computer Architecture (ISCA'90), Los Alamitos: IEEE Computer SOciety, 1990: 28-31.
  • 7Culler D, Singh J, Gupta A. Parallel Computer Architecture [M]. San Francisco: Morgan Kaufmann, 1996.
  • 8胡伟武,water.chpc.ict.ac.cn,施巍松,water.chpc.ict.ac.cn,唐志敏,water.chpc.ict.ac.cn.A Framework of Memory Consistency Models[J].Journal of Computer Science & Technology,1998,13(2):110-124. 被引量:1

共引文献21

同被引文献6

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部