期刊文献+

基于参数化模型的FPGA时钟网络设计和优化

Design and Optimization of FPGA Clock Network Based on Parameterized Model
下载PDF
导出
摘要 本文在FPGA时钟网络(Clock Distributed Network,CDN)关键结构尺寸的参数化建模基础上,提出一种针对全定制FPGA CDN的设计和优化方法.本文所建立的参数化模型将结构尺寸分为拓扑结构和电路与互连两类,分别给出了这两类尺寸参数的设计原则.在标准CMOS 0.13μm工艺下,对H树型、鱼骨型以及混合型三种类型时钟网络设计了2组结构参数,分别代表优化前和优化后,对比分析延时、偏斜、功耗和面积等性能参数.实验结果显示:混合型结构在绝对延时和时钟偏斜上减小最多,分别达到20.89%和63.20%;鱼骨型结构的面积减小达到50.14%;H树型结构的绝对延时和功耗则均降低了7.37%和8.33%.以上结果充分证明了本文所提设计优化方法的有效性. This paper proposes a methodology for the design and optimization of CDN( Clock Distributed Network)in full custom FPGA systems based on parameterized models of the structural sizes of the key components of CDN systems.The characteristic model proposed herein divides structural sizes into two categories: topology structure,and circuit and interconnect,and provides the design methodology of these two types of sizes. The paper establishes two sets of structure parameters for H-tree,fish-bone and mixed clock networks in standard CMOS 0. 13μm technology,each representing CDN with or without optimizations. And then we compares the performance in terms of transmission delay,clock skew,power consumption,chip area,among a multitude of other parameters. Experiment results indicate that mixed structure results in the greatest reductions of transmission delay and clock skewby 20. 89% and 63. 20%,respectively; fish-bone structure achieves the best reductions in chip area by 50. 14%,while H-tree structure reduces in transmission delay and power consumption by 7. 37%and 8. 33%,respectively,which strongly confirms the proposed design and optimization methodology.
出处 《电子学报》 EI CAS CSCD 北大核心 2017年第7期1686-1694,共9页 Acta Electronica Sinica
基金 北京市自然科学基金(No.4174086)
关键词 FPGA 时钟网络 参数化 建模 FPGA clock distributed network(CDN) parameterized modeling
  • 相关文献

参考文献2

二级参考文献16

  • 1A. Nakha, J. Palicot, P. Leray, and Y. Louet. Leakage power consumption in FPGAs: thermal analysis. Proceeding of International Symposium on Wireless Communication Systems, Paris, France, August 2012, 606-610.
  • 2A. Mishra and R. A. Mishra. Leakage current mini- mization in dynamic circuits using sleep switch. Stu- dent Conference of Engineering and Systems, Alla- habad, Uttar Pradesh, March 2012, 1-6.
  • 3J. H. Anderson and F. N. Najm. Active leakage power optimization for FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(2006)3, 423-437.
  • 4K. K. Kim, F. Ge, and K. Choi. On-chip process variation monitoring circuit based on gate leakage sensing. Electronics Letters, 46(2010)3, 235-236.
  • 5S. Q. Yang, Wayne Wolf, et al: Accurate stacking effect macro-modeling of leakage power. Proceeding of 18th International Conference on VLSI Design, Kolkata India, January 2005, 165-170.
  • 6S. Pandit and C. K. Sarkar. Modeling the effect of gate fringing and dopant redistribution on the inverse narrow width effect of narrow channel shallow trench isolated MOSFETs. Proceeding of 24th International Conference on VLSI Design, Chennai India, January 2011, 195-200.
  • 7S. Mukhopadhyay, A. Raychowdhury, and K. Roy. Accurate estimation of total leakage in nanome- ter-scale bulk CMOS circuits based on device ge- ometry and doping profile. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(2005)3, 363-381.
  • 8S. Mukhopadhyay, S. Bhunia, and K. Roy. Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits. IEEE Transactions onComputer-Aided Design of Integrated Circuits and Systems, 25(2006)8, 1486-1495.
  • 9J. H. Anderson and F. N. Najm. Low-power pro-grammable FPGA routing circuitry. IEEE Transac- tions on Computer-Aided Design of Integrated Cir- cuits and Systems, 17(2009)8, 1046-1060.
  • 10李威,杨海钢,龚萧.FPGA连线连接盒中基于信息熵优化的结构设计[J].计算机辅助设计与图形学学报,2009,21(2):203-208. 被引量:4

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部