期刊文献+

A high sensitive 66 dB linear dynamic range receiver for 3-D laser radar 被引量:1

A high sensitive 66 dB linear dynamic range receiver for 3-D laser radar
原文传递
导出
摘要 This study presents a CMOS receiver chip realized in 0.18μm standard CMOS technology and in- tended for high precision 3-D laser radar. The chip includes an adjustable gain transimpedance pre-amplifier, a post-amplifier and two timing comparators. An additional feedback is employed in the regulated cascode tran- simpedance amplifier to decrease the input impedance, and a variable gain transimpedance amplifier controlled by digital switches and analog multiplexer is utilized to realize four gain modes, extending the input dynamic range. The measurement shows that the highest transimpedance of the channel is 50 kΩ, the uncompensated walk error is 1.44 ns in a wide linear dynamic range of 66 dB (1 : 2000), and the input referred noise current is 2.3 pA/√ (rms), resulting in a very low detectable input current of 1μA with SNR = 5. This study presents a CMOS receiver chip realized in 0.18μm standard CMOS technology and in- tended for high precision 3-D laser radar. The chip includes an adjustable gain transimpedance pre-amplifier, a post-amplifier and two timing comparators. An additional feedback is employed in the regulated cascode tran- simpedance amplifier to decrease the input impedance, and a variable gain transimpedance amplifier controlled by digital switches and analog multiplexer is utilized to realize four gain modes, extending the input dynamic range. The measurement shows that the highest transimpedance of the channel is 50 kΩ, the uncompensated walk error is 1.44 ns in a wide linear dynamic range of 66 dB (1 : 2000), and the input referred noise current is 2.3 pA/√ (rms), resulting in a very low detectable input current of 1μA with SNR = 5.
出处 《Journal of Semiconductors》 EI CAS CSCD 2017年第8期81-86,共6页 半导体学报(英文版)
关键词 laser radar linear dynamic range transimpedance amplifier timing comparator walk error laser radar linear dynamic range transimpedance amplifier timing comparator walk error
  • 相关文献

参考文献4

二级参考文献38

  • 1Kamrani E, Sawan M. Fully integrated CMOS avalanche photo- diode and distributed-gain TIA for CW-fNIRS. IEEE Biomedical Circuits and Systems Conference, San Francisco, CA, 2011:317.
  • 2Micusik D, Zimmermann H. A 240 MHz-BW 112 dB-DR TIA. IEEE International Solid-State Circuits Conference, San Fran- cisco, CA, 2007:554.
  • 3Huang Beiju, Zhang Xu, Chen Hongda. 1-Gb/s zero-pole can- cellation CMOS transimpedance amplifier for Gigabit Ethernet applications. Journal of Semiconductors, 2009, 30(10): 105005.
  • 4Tian Jun, Wang Zhigong, Liang Bangli, et al. A CMOS 1.4 THzf2 155 Mb/s differential transimpedance preamplifier for optical re- ceiver. Chinese Journal of Semiconductors, 2004, 25(11): 1486.
  • 5Xu Hui, Feng Jun, Liu Quan, et al. A 3.125-Gb/s inductorless transimpedance amplifier for optical communication in 0.35/m CMOS. Journal of Semiconductors, 2011, 32(10): 105003.
  • 6Aznar F, Celma S, Calvo B, et al. A 0.18 #m CMOS integrated transimpedance amplifier-equalizer for 2.5 Gb/s. 53rd IEEE In- ternational Midwest Symposium on Circuits and Systems, Seat- tle, WA, 2010, 40:604.
  • 7Micusik D, Zimmermann H. 130 dB-DR transimpedance ampli- fier with monotonic logarithmic compression and high-current monitor. IEEE International Solid-State Circuits Conference, San Francisco, CA, 2008:78.
  • 8Guermaz M B, Bouzerara L, Escid H, et al. Low-noise and high- bandwidth 0.8/zm CMOS transimpedance amplifier for optical receiver circuit. Journal of Circuits, Systems, and Computers, 2005, 14(2): 267.
  • 9Sansen W M C. Analog design essentials. The International Se- ries in Engineering and Computer Science, 2006, 859:391.
  • 10Hammoudi E, Mokhtar A. 2.75 GHz low noise 0.35/zm CMOS transimpedance amplifier. 18th Mediterranean Conference on Control & Automation, Marrakech, Morocco, 2010:928.

共引文献6

同被引文献5

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部