期刊文献+

采用双阈值配置的抗老化N型多米诺或门

Anti-Aging N-Type Domino OR Gate Using Dual Threshold Configuration
下载PDF
导出
摘要 N型多米诺或门是高性能集成电路常用的动态单元,负偏置温度不稳定性(NBTI)引起的PMOS管老化问题已成为降低多米诺或门电路可靠性的主要因素之一。仿真分析表明,N型多米诺或门中各种PMOS管受NBTI的影响有明显差别。针对这种差异,提出一种双阈值配置的抗老化多米诺或门。对电路老化起关键作用的保持PMOS管和反相器PMOS管采用低阈值电压设计。仿真结果表明,在保证噪声容限和功耗的条件下,该双阈值配置PMOS管的多米诺或门在10年NBTI老化后仍有0.397%的时序余量。 The N-type domino OR gate is widely used for designing the dynamic element of high performance integrated circuits,one major reliability concern of which is NBTI induced PMOS transistor aging. It was found that the obvious differences existed among the PMOS transistors affected by NBTI in N-type domino OR gates,based on which a new domino OR gate design scheme using double threshold PMOS transistors configuration was presented. The keeper and inverter PMOS transistors,which were critical for circuit aging,were configured with low threshold voltages. The simulation results showed that the domino OR gate with double threshold configuration had still 0. 397% timing margin after 10 years NBTI aging,while ensuring good noise and power consumption performances.
出处 《微电子学》 CSCD 北大核心 2017年第4期499-504,共6页 Microelectronics
基金 国家自然科学基金资助项目(61371025 61574052) 南通市应用基础研究科技计划资助项目(GY12015037)
关键词 负偏置温度不稳定性 多米诺或门 抗老化 双阈值配置 时序余量 NBTI Domino OR gate Anti-aging Dual threshold configuration Timing margin
  • 相关文献

参考文献1

二级参考文献15

  • 1W Jinhui, W Wuchen, G Na,H Ligang. Domino gate with modified voltage keeper [A]. Proceedings of Quality Electronic Design (ISQED), 2010 llth International Symposium on [C]. 2010.443-446.
  • 2V Kursun, E G Friedman. Domino logic with variable threshold voltage keeper [J]. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 2003, 11(6): 1080-1093.
  • 3S A Tawfik, V Kursun. FinFET domino logic with independent gate keepers [J]. Microeleetronies Journal, 2009, 40(11): 1531-1540.
  • 4W Wenping, Y Shengqi, S Bhardwaj, R Vattikonda, S Vrudhula, F Liu, C Yu. The Impact of NBTI on the Performance of Combinational and Sequential Circuits [A]. Proceedings of Design Automation Conference [C]. 2007. DAC '07.44th ACM/IEEE, 2007. 364-369.
  • 5S Kothawade, K Chakraborty, S Roy. Analysis and mitigation of NBTI aging in register file: An end-to-end approach [A]. Proceedings of Quality Electronic Design (ISQED), 2011 12th International Symposium on [C]. 2011. 1-7.
  • 6M Agarwal, V Balakrishnan, A Bhuyan, K Kyunglok, B C Paul, W Wenping,'Y"B'o, C Yu, S Mitra. Optimized Circuit Failure Prediction for Aging: Practicality and Promise [A]. Proceedings of Test Conference, 2,00~.ITC 2008. IEEE International [C]. 2008. 1-10.
  • 7M Agarwal, B C Paul, Z Ming ,S Mitra. Circuit Failure Prediction and Its Application to Transistor Aging [A]. Proceedings of VLSI Test Symposium, 2007.25th IEEE [C]. 2007. 277-286.
  • 8R S Oliveira, J Semiao, I C Teixeira, M B Santos, J P Teixeira. On-line BIST for performance failure prediction under aging effects in automotive safety-critical applications [A]. Proceedings of Test Workshop (LATW), 2011 12th Latin American [C]. 2011. 1-6.
  • 9C V Martins, J Semiao, J C Vazquez, V Champac, M Santos, I C Teixeira, J P Teixeira. Adaptive Error-Prediction Flip-flop for performance failure prediction with aging sensors [A]. Proceedings of VLSI Test Symposium (VTS), 2011 IEEE 29th [C]. 20ll. 203-208.
  • 10Y Guihai, H Yinhe, L Xiaowei. A unified online Fault Detection scheme via checking of Stability Violation [A]. Proceedings of Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE '09. [C]. 2009.496-501.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部