期刊文献+

基于40nm超大规模SoC芯片存储器测试电路设计与实现 被引量:3

MBIST Design for the 40nm SoC Chip
下载PDF
导出
摘要 针对超大规模SoC(System on Chip)芯片中存储器的测试需求,首先分析存储器测试中存在的主要问题,包括新故障模型和新算法的需求、对电路性能的影响、以及测试成本的增加等。针对上述问题,存储器测试电路设计中,综合考虑PPA(Power Performance Area)等多个设计因素优化测试电路,包括BIST(Build-in-Self Test)电路布局、数量、时序、存储器布图规划等。最后在一款40 nm量产SoC芯片上,应用Mentor Graphics公司LV(Logic Vision)流程实现了测试电路设计,实验结果证明本方案的可行性和有效性。 The MBIST technology is common used for the memory test of SoC ( System on Chip) chip. But some problems are found about the technique when the chip semiconductor manufacturing process is to 40 nm, such as the fault model and the testing algorithm need to be renew for the new fault occurred in the manufacturing process. For these problems, a new MBIST design based on Mentor Graphics Corporation LV (Logic Vision)processis proposed. The PPA( Power Performance Area)factors have been considered to get an optimized MBIST circuit in the design. This design circuit has been used in a 40 nm SoC chipand declared its feasibility.
出处 《电子器件》 CAS 北大核心 2017年第4期813-818,共6页 Chinese Journal of Electron Devices
关键词 可测性设计 存储器测试 内建自测试 故障模型 测试算法 design for test memory test build-in-self test fault model testing algorithm
  • 相关文献

参考文献2

二级参考文献10

  • 1Lu Juin - Ming, Wu Cheng - Wen. Cost and benefit mod-els for logic and memory BIST[J]. Design Automation and Test in Europe Conference and Exhibition 2000, 2000 (14) : 710-714.
  • 2Dekker R, Beenker F, Thijssen L. Fault modeling and test algorithm development for static random access memories [C]//IEEE International Test Conference. Washington: IEEE Computer Society Press, 1988- 343 - 351.
  • 3Bushnell M L, Agrawal VD. Essentials of electronic testing for digital, memory and mixedsignal VLSI circuits[ M]. Massachusetts: Kluwer Academic Publishers, 2000.
  • 4Alfred L Couch. Design- for- test for digital IC's and embedded core systems[ M]. [ S. L. ]. Prentice- Hall, 1999.
  • 5Huang Chih - Tsun, Huang Jing- Reng, Wu Chi - Feng, et al. A programmable BIST core for embedded DRAM [J]. Design & test of Ccrnputer, IEEE, 1999,16(1): 59 - 70.
  • 6胡瑜 韩银合 李晓维.SOC测试.中国科学院计算所信息快报,2004,(9):3-4.
  • 7Crouch Alfred L,何虎,马立伟等译.Design-for-Test for Digital IC’s and Embedded Core Systems[M].第一版,机械工业出版社,2006.5:148-196.
  • 8Bushnell MichaelL,蒋安平,冯建华,王新安等译.Agmwal Vishwani D.Essentials of Electronic Testing for Digital,Memory & Mixed-Signal VLSI Cireuits[M].第一版,电子工业出版社,2005,8,190-229.
  • 9Samir Palnitkar,夏宇闻,胡燕详,刁岚松等译.Verilog HDLA Guideto Digital and Synthesis[M].Second Edition.第一版,电子工业出版社,2004,11.
  • 10王新安,吉利久.SOC测试中BIST的若干思考[J].微电子学与计算机,2003,20(10):41-44. 被引量:5

共引文献4

同被引文献16

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部