期刊文献+

多主干鱼骨型时钟树结构的设计方法及优化

Design and Optimization of Multi-trunk Fishbone Clock Tree Structure
下载PDF
导出
摘要 为了使鱼骨型时钟树这种先进的时钟结构应用到大尺寸集成电路设计当中,针对现有鱼骨型时钟树存在的局限性和不足,总结出新的多主干混合型鱼骨型时钟结构设计方法和具体实现步骤。提出一种消除伴随鱼骨型时钟树存在的串扰噪音,并且尽可能减少时钟抖动的方法。结果显示多主干混合型鱼骨型时钟树性能比传统鱼骨型时钟树时钟偏差减少大约30%,主干周围的串扰噪声几乎能够完全消除,时钟抖动有明显改善。将多主干鱼骨型时钟树结构应用在大尺寸集成电路设计当中,不仅能够减少时间偏差从而更好地收敛时序,同时还能够节约大量绕线资源、降低噪音。 To apply fishbone structure in some big size chips, on the weakness of existed fishbone clock structure, the thesis concluded a new multi-trunk fishbone clock structure and design steps. Then it proposed a way to eliminate crosstalk noise between nets, and reduce clock jitter.The result shows the clock skew from this new multi-trunk can improve about 30% and crosstalk can be removed the mostly. Applying the fishbone structure in big size chip can decrease clock skew to meet timing,meanwhile can save a lot of routing resource and lower noise.
出处 《微处理机》 2017年第4期16-19,共4页 Microprocessors
关键词 多主干 时钟偏差 时钟抖动 串扰 鱼骨型 噪音 Multi-trunk Clock skew Clock jitter Crosstalk Fishbone Noise
  • 相关文献

参考文献8

二级参考文献44

  • 1周浩华,姚立真,郝跃.深亚微米MOSFET模型研究进展[J].电子科技,1997,10(2):11-14. 被引量:2
  • 2陈春章,艾霞,王国雄.数字集成电路物理设计[M].北京:科学出版社,2005.
  • 3Aguiar R L,Santos D M.Wide-area clock distribution usingcontrolled delay lines[C] //Proceedings of IEEE InternationalConference on Electronics,Circuits and Systems,1998,2.
  • 4Kapoor A,Jayakumar N,Khatri S P.A novel clock distributionand dynamic de-skewing methodology[C] //.IEEE/ACMInternational Conference on Computer Aided Design,ICCAD,2004:626–631.
  • 5Restle P J,McNamara T G,Webber D A,et al.A ClockDistribution Network for Microprocessors[J].IEEE Journal ofSolid-State Circuits,2001,36(5):792–799.
  • 6McCredie B,Badar J,R.Bailey,et al.Simics:a full systemsimulation platform[J].Computer,2002,35(2):50-58.
  • 7Xanthopoulos T,Bailey D W,Gangwar A K,et al.The designand analysis of the clock distribution network for a 1.2 GHzAlpha micropro-cessor[J].IEEE International Solid-StateCircuits Conference,2001 Digest of Techni-cal Papers ISSCC.2001:402–403.
  • 8Tam S,Rusu S,Desai U N,et al.Clock generation and distribu-tion for the first IA-64 microprocessor[J].IEEE Journal of Solid-State Circuits,2000,35(11):1545.
  • 9陈曦.[D].合肥:中国科学技术大学,2001.
  • 10Maxim Integrated Products. Inc. Design a low-jitter clock for high-speed data converters [DB/OL]. http://www. maxim-ic, corn/appnotes, cfm/appnote_number/800.

共引文献27

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部