期刊文献+

基于正弦余弦算法的NoC测试规划研究 被引量:7

Test scheduling research for network-on-chip based on sine cosine algorithm
下载PDF
导出
摘要 如何实现多约束条件下测试时间优化是目前片上网络(NoC)测试中亟待解决的问题。提出一种基于正弦余弦算法(SCA)的NoC测试规划优化方法。采用专用TAM的并行测试方法,在满足功耗、引脚约束的条件下,建立测试规划模型,对NoC进行测试。通过群体围绕最优解进行正弦、余弦的波动,以及多个随机算子和自适应变量进行寻优,达到最小化测试时间的目的。在ITC’02 test benchmarks测试集上进行对比实验,结果表明相比粒子群优化(PSO)算法,提出的算法能够获得更短的测试时间。 How to optimize the test time under multiple constraints is an urgent problem to be solved in the network-on-chip( NoC)testing.An optimization method of NoC test scheduling based on sine cosine algorithm( SCA) is proposed.A parallel test method using dedicated test access mechanism( TAM) is adopted,and a test scheduling model for NoC is built to satisfy the power consumption and pin constraints.To achieve test time minimization,the population fluctuation with the sine and the cosine function around the optimal solution,and a group of random operators and adaptive variables are adopted.Comparing experiments on the ITC'02 test benchmarks test show that the proposed algorithm can achieve shorter test time than that of the particle swarm optimization( PSO) algorithm.
作者 朱望纯 周甜 胡聪 许川佩 朱爱军 Zhu Wangchun Zhou Tian Hu Cong Xu Chuanpei Zhu Aijun(School of Electronic Engineering and Automation, Guilin University of Electronic Technology, Guilin 541004, China School of Mechano-Electronic Engineering, Xidian University, Xi' an 710071, China)
出处 《电子测量与仪器学报》 CSCD 北大核心 2017年第8期1178-1182,共5页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金(61561012 61662018) 广西自动检测技术与仪器重点实验室(YQ16106) 广西高校科学技术研究项目(KY2015YB110) 广西中青年教师基础能力提升项目(2017KY0210)资助
关键词 片上网络 测试规划 正弦余弦算法 优化 Network-on-Chip test scheduling sine cosine algorithm optimization
  • 相关文献

参考文献3

二级参考文献39

  • 1欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 2高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 3KASTENSMIDT C,LUBASZEWSKI M.NoC inter-connection functional testing:Using boundary-scan toreduce the overall testing time[C].Test Workshop,2009:1-6.
  • 4COTA E,KREUTZ M.ZEFERINO C A,et al.The im-Pact of NoC reuse on the testing of core-basedsystems[C].IEEE VLSI Test Symposium,2003:128-133.
  • 5COTA E,LIU CH SH.Constraint-Driven Test Schedul-ing for NoC-Based Systems[J].IEEE Transactions onComPuter-Aided Design of Integrated Cireuits and Sys-tems,2006,25(11):2465-2478.
  • 6LIU CH SH,SHI J F,COTA E,et al.Power-aware testscheduling in network-on-chip using variable-rateon-chip clocking[C].Proceedings of VLSI Test Sympo-sium.2005:349-354.
  • 7GRECU C,PANDE P,WANG B SH.Methodologies andalgorithms for testing switch-based NoC intercon-nects[C].IEEE International Symposium on Defect andFault Tolerance in VLSI Systems,2005:238-246.
  • 8GRECU C,PANDE P,IVANOV A,et al.BIST for net-work-on-chip interconnect infrastructurees[C].24thIEEE VLSI Test Symposium,2006:6-35.
  • 9COTA E,KASTENSMIDT F L,CASSEL M,et al.AHigh-Fault-Coverage Approach for the Test of Data.Control and Handshake Interconnects in Mesh Net-works-on-Chip[J].IEEE Transactions on Computers,2008,57(9):1202-1215.
  • 10CHAN M J,HSU CH L.A strategy for InterconnectTesting in Stacked Mesh Network on Chip[C].Proc 25thInternational Symposium on Defect and Tolerance inVLSI Systems,2010:122-128.

共引文献24

同被引文献78

引证文献7

二级引证文献50

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部