期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

Method Based on Time Randomization to Resist Fault Sensitivity Analysis

Method Based on Time Randomization to Resist Fault Sensitivity Analysis
下载PDF
导出
摘要 A fault sensitivity analysis（FSA）-resistance model based on time randomization is proposed.The randomization unit is composed of two parts,namely the configurable register array（R-A）and the decoder（chiefly random number generator,RNG）.In this way,registers chosen can be either valid or invalid depending on the configuration information generated by the decoder.Thus,the fault sensitivity information can be confusing.Meanwhile,based on this model,a defensive scheme is designed to resist both fault sensitivity analysis（FSA）and differential power analysis（DPA）.This scheme is verified with our experiments. A fault sensitivity analysis（FSA）-resistance model based on time randomization is proposed.The randomization unit is composed of two parts,namely the configurable register array（R-A）and the decoder（chiefly random number generator,RNG）.In this way,registers chosen can be either valid or invalid depending on the configuration information generated by the decoder.Thus,the fault sensitivity information can be confusing.Meanwhile,based on this model,a defensive scheme is designed to resist both fault sensitivity analysis（FSA）and differential power analysis（DPA）.This scheme is verified with our experiments.
作者 Yingjian Yan Jijun Xu Shoucheng Wang Zhong Wang Min Liu
机构地区 Institute of Information Science and Technology
出处 《Journal of Beijing Institute of Technology》 EI CAS 2017年第3期411-417,共7页 北京理工大学学报（英文版）
关键词 block cipher time randomization fault sensitivity analysis （FSA） differential power a-nalysis block cipher time randomization fault sensitivity analysis （FSA） differential power a-nalysis
分类号 TP309 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献2

二级参考文献17

  • 1赵佳,曾晓洋,韩军,陈俊.简化的抗零值功耗分析的AES算法及其VLSI实现[J].计算机工程,2007,33(16):220-222. 被引量：1
  • 2Quisquater J J, Samyde D. Electromagnetic Analysis(EMA): Measures and Counter-measures for Smart Cards[EB/OL]. (2001-05-21). http://www.ebookee.net/ElectroMagnetic-Analysis- EMA-Measures-and-Counter-measures-for-Smart-Cards-dl/.
  • 3Tiri K, Akmal M, Verbauwhede I. A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards[C]//Proc. of European Solid-state Circuits Conference. Florence, Italy: [s. n.], 2002: 403-406.
  • 4Chen Zhiming, Zhou Yujie. Dual-rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage[C]//Proc. of Conference on Cryptographic Hardware and Embedded Systems. Yokohama, Japan: Springer, 2006: 242-254.
  • 5Storfer W J. An ASIC Implementation of AES SBoxs[C]//Proc. of CTRSA’02. Berlin, Germany: Springer-Verlag, 2002: 67-78.
  • 6Li Huiyun, Markettos A T, Moore S. Security Evaluation Against Electromagnetic Analysis at Design Time[C]//Proc. of Workshop on Cryptographic Hardware and Embedded Systems. Edinburgh, UK, [s. n.], 2005: 280-292.
  • 7I Alioto M,Poli M, Rocchi S.A general power model of differ- ential power analysis attacks to static logic circuits [ J ]. W.EF. Transactiom on Very Large Scale Integration (VLSI) Systems, 2010,18(5) :711 - 724.
  • 8Wu K, Li H,Yu F. Relrieving lost efficiency of scalar multipli- cations for resisting against side-channel attacks [ J 1. Journal of computers,2010,5(12) : 1878 - 1884.
  • 9Akkar M L, Giraud C. An implementation of DES and AES, secure against some attacks[ A] . of the 3rd Internation- al Workshop on Cryptographic Hardware and Emded Systems[ C]. Paris:2001.309 - 318.
  • 10Golic J D, Tymen C. Multiplicative masking and power analysis of AES [ A ]. Proceed of the 4th International Workshop on Cryptographic Hardware and Embedded Systems[ C]. Cologne: 2003. 198 - 212.

共引文献14

Journal of Beijing Institute of Technology
2017年 第3期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部