期刊文献+

图形处理器中段操作的设计与实现

Design and implementation of fragment operation in the GPU
下载PDF
导出
摘要 段操作是片段在写入帧缓存之前所要进行的最后的操作,用来选择要写入帧缓存中的片段,以及根据条件改变帧缓存中的值。这些操作主要包括片段测试、混合、逻辑操作、累积缓冲区以及帧缓存清除和屏蔽等。文中提出一种实现图形处理中段操作的结构及方法,该结构可以在一个时钟周期内同时处理和输出4个像素。文中设计在Modelsim上进行了功能仿真,并在Xilinx的FPGA上进行了综合实现,结果表明该设计可以达到预期的效果。 Fragment operation is the last operation to be performed before the fragment is written to the frame buffer,it is used to select the fragment which is written to the frame buffer,and change the value in the frame buffer according to the condition. These operations include fragment testing,blending,logical operations,accumulate buffer,clear frame buffer,and mask. This paper presents a structure and method for implementing the fragment operation of graphics processing unit,which can process and output 4pixels at the same time in a clock cycle. The design has passed the functional simulation of the modelsim,and is implemented on the FPGA of Xilinx,the result shows sthat the design can achieve the expected results.
出处 《信息技术》 2017年第9期4-8,共5页 Information Technology
基金 国家自然科学基金重点资助项目(61136002) 教育部科学研究计划重点资助项目(2111180)
关键词 图形处理 断操作 帧缓存 graphics processing fragment operation frame buffer
  • 相关文献

参考文献3

二级参考文献22

  • 1Garachorloo N, Gupta S. Sproull R F, et al. A Characterization of Ten Rasterization Techniques[C]//Proc. of the 16th Annual Conference on Computer Graphics and Interactive Techniques. New York. USA: ACM Press. 1989: 355-368.
  • 2Kaufman A. Rendering. Visualization, and Rasterization Hardware [M]. New York. USA: Springer-Verlag, 1993.
  • 3Ellsworth D A. Polygon Rendering for Interactive Visualization on Multicomputers[M]. NC. USA: Chapel Hill, 1996.
  • 4Kugler A. The Setup for Triangle Rasterization[C ]//Proc. of the 11th Eurographics Workshop on Computer Graphics Hardware. Poitiers, France: Eurographics Association. 1996: 49-58.
  • 5Crisu D, Cotofana S D, Vassiliadis S. A Hardware/Software Co-simulation Environment for Graphics Accelerator Development in ARM-based SoCs[C]//Proc. of the 13th Annual Workshop on Circuits. Systems, and Signal Processing. Veldhoven, The Netherlands: [s. n.], 2002.
  • 6Crisu D. Cotofana S D. Vassiliadis S, et al. Design Tradeoffs for an Embedded OpenGL Compliant Hardware Rasterizer[C]//Proc. of the 14th Annual Workshop on Circuits. Systems. and Signal Processing. Veldhoven. The Netherlands: [s. n.], 2003.
  • 7OpenGL ES 1.1 Reference Manual[OL].http://oss.sgi.com.
  • 8Beets K.PowerVR tile based rendering[OL].http://www.beyond3d. corn/content/articles/38/.
  • 9Akenine-Moller T,Haines E.Real-time rendering [M].2nd ed.[S.l.]: A K Peters Ltd,2002.
  • 10Chen Cheng-Hsien,Lee Chen-Yi.Two-level hierarchical Z-buffer with compression technique for 3D graphics hardware[J].The Visual Computer, 2003,19: 467-479.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部