期刊文献+

Analysis and impact of process variability on performance of junctionless double gate VeSFET

Analysis and impact of process variability on performance of junctionless double gate VeSFET
原文传递
导出
摘要 This paper presents an in-depth analysis of junctionless double gate vertical slit FET(JLDG VeSFET)device under process variability.It has been observed that junctionless FETs(JLDG VeSFET) are significantly less sensitive to many process parameter variations due to their inherent device structure and geometric properties.Sensitivity analysis reveals that the slit width,oxide thickness,radius of the device,gate length and channel doping concentration imperceptibly affect the device performance of JLDG VeSFET in terms of variation in threshold voltage,on current,off current and subthreshold slope(Ssub) as compared to its junction based counterpart i.e.MOSFET,because various short channel effects are well controlled in this device.The maximum variation in off current for JLDG VeSFET due to variation in different devices parameters is 5.6% whereas this variation is 38.8% for the MOS junction based device.However,variation in doping concentration in the channel region displays a small deviation in the threshold voltage and on current characteristics of the MOSFET device as compared to JL DG VeSFET. This paper presents an in-depth analysis of junctionless double gate vertical slit FET(JLDG VeSFET)device under process variability.It has been observed that junctionless FETs(JLDG VeSFET) are significantly less sensitive to many process parameter variations due to their inherent device structure and geometric properties.Sensitivity analysis reveals that the slit width,oxide thickness,radius of the device,gate length and channel doping concentration imperceptibly affect the device performance of JLDG VeSFET in terms of variation in threshold voltage,on current,off current and subthreshold slope(Ssub) as compared to its junction based counterpart i.e.MOSFET,because various short channel effects are well controlled in this device.The maximum variation in off current for JLDG VeSFET due to variation in different devices parameters is 5.6% whereas this variation is 38.8% for the MOS junction based device.However,variation in doping concentration in the channel region displays a small deviation in the threshold voltage and on current characteristics of the MOSFET device as compared to JL DG VeSFET.
出处 《Journal of Semiconductors》 EI CAS CSCD 2017年第10期63-69,共7页 半导体学报(英文版)
关键词 JLDG VeSFET process variation sensitivity SCALING short channel effects oxide thickness channel thickness threshold voltage JLDG VeSFET process variation sensitivity scaling short channel effects oxide thickness channel thickness threshold voltage
  • 相关文献

二级参考文献48

  • 1Djeffal F, Goughali Z, Dibi Z, et al. Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot- carrier induced interface charges. Microelectron Reliab, 2009, 49:377.
  • 2Tsompatzoglou A, Dimitriadis C A, Clerc R, et al. Semi- analytical modeling of short-channel effects in Si and Ge sym- metrical double-gate MOSFETs. IEEE Trans Electron Devices, 2007, 54:1943.
  • 3Meguellati M, Djeffal F. New dual-dielectric gate all around (DDGAA) RADFET dosimeter design to improve the radiation sensitivity. Nuclear Instruments and Methods in Physics Re- search Section A, 2012, 683:24.
  • 4Bendib T, Djeffal F. Electrical performance optimization of nanoscale double-gate MOSFETs using multi-objective genetic algorithms. IEEE Trans Electron Devices, 2011, 58:3743.
  • 5Intemational Technology Roadmap for Semiconductors (ITRS). [Online]. Available: http://public.itrs.net T K Chiang. A new quasi-2-D threshold voltage model for short-channel junctionless cylindrical surrounding gate (JLCSG) MOSFETs. IEEE Trans Electron Devices, 2012, 59:3127.
  • 6Lee C W, Afzalian A, Akhavan N D, et al. Junctionless multigate field-effect transistor. Appl Phys Lett, 2009, 94:053511.
  • 7Lee C W, Borne A, Ferain I, et al. High-temperature performance of silicon junctionless MOSFETs. IEEE Trans Electron Devices, 2010, 57:620.
  • 8Abd-Elhamid H, Iiguez B, Roig J. Analytical model of the thresh- old voltage and subthreshold swing of undoped cylindrical gate all around based MOSFETs. IEEE Trans Electronic Devices, 2007, 54(3): 572.
  • 9Su C J, Tsai T I, Liou Y L, et al. Gate-all-around junctionless tran- sistors with heavily doped polysilicon nanowire channels. IEEE Electron Device Lett, 2011, 32(4): 521.
  • 10Duarte J P, Choi S J, Moon D I, et al. Simple analytical bulk cur- rent model for long-channel double-gate junctionless transistors. IEEE Electron Device Lett, 2011, 32:704.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部