期刊文献+

基于SRAM型FPGA可重构技术的故障注入系统设计 被引量:3

Design of Fault Injection System Based on SRAM-based FPGA Reconfigurable Technology
下载PDF
导出
摘要 空间辐射环境会导致SRAM型FPGA发生单粒子翻转问题,空间应用需要采取缓解单粒子翻转的加固措施,而加固措施的有效性需要在地面进行重离子辐照试验评估,但试验周期长、成本高,且具有破坏性。基于SRAM型FPGA的动态可重构特性,在研究FPGA配置存储器结构及配置结构的基础上,通过修改配置存储区数据,形成了基于数据库回放的故障注入系统来模拟FPGA的SEU效应,从而加速系统的失效过程。对比辐照试验结果表明,此方法成本低、设计灵活,为SRAM型FPGA抗单粒子容错设计提供了有利支持。 The space radiation environment can cause the single event upsets of SRAM-based FPGA,space applications need to take mitigation of single particle rollover reinforcement measures,the effectiveness of reinforcement measures needs to be evaluated by heavy ion irradiation in the laboratory,but the test cycle is long,the cost is high,and is destructive. In this paper,based on the dynamic reconfiguration of SRAM-base,based on the research of FPGA configuration structure,by modifying the configuration data,a fault injection system based on database replay is formed to simulate the SEU effect of FPGA,the method accelerated the process of system failure,Results show that the method has low cost and flexible design,and provides favorable support for SRAM-based FPGA anti-tolerant design.
出处 《空间电子技术》 2017年第5期22-26,共5页 Space Electronic Technology
关键词 SRAM型FPGA 单粒子翻转 故障注入 SRAM-based FPGA SEU Fault injection
  • 相关文献

参考文献5

二级参考文献44

  • 1黄海林,唐志敏,许彤.龙芯1号处理器的故障注入方法与软错误敏感性分析[J].计算机研究与发展,2006,43(10):1820-1827. 被引量:31
  • 2邢克飞,杨俊,季金明.空间辐射效应对SRAM型FPGA的影响[J].微电子学与计算机,2006,23(12):107-110. 被引量:11
  • 3Baumann R. Soft errors in advanced computer systems [J]. IEEE Design & Test of Computers, 2005, 22(3) : 258-266
  • 4Leveugle R, Ammari A. Early SEU fault injection in digital, analog and mixed signal circuits: a global flow [C] // Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04), Paris, 2004: 590- 595
  • 5Choi G S, Iyer R K. FOCUS: an experimental environment for fault sensitivity analysis [J]. IEEE Transactions on Computers, 1992, 41(12): 1515-1526
  • 6Thaker P A, Agrawal V D, Zaghloul M E. A test evaluation technique for VLSI circuits using register-transfer level fault modeling [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(8): 1104-1113
  • 7Sugihara M, Ishihara T, Hashimoto K, et al. A simulation based soft error estimation methodology for computer systems [C] //Proceedings of the 7th International Symposium on Quality Electronic Design, San Jose, 2006: 196-203
  • 8Cha H, Rudnick E M, Patel J H, et al. A gate-level simulation environment for alpha particle-induced transient faults [J]. IEEE Transactions on Computers, 1996, 45(11) : 1248-1256
  • 9Karnik T, Hazucha P, Patel J. Characterization of soft errors caused by single event upsets in CMOS processes [J]. IEEE Transactions on Dependable and Secure Computing, 2004, 1(2): 128-143
  • 10Miskov-Zivanov N, Marculescu D. MARS-C: modeling and reduction of soft errors in combinational circuits [C] // Proceedings of the 43rd Annual Conference on Design Automation, San Francisco, 2006:767-772

共引文献77

同被引文献22

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部