期刊文献+

高层次时序电路可靠度估计方法研究进展 被引量:1

Survey on Reliability Estimation Methods of Sequential Circuit in Height-level
下载PDF
导出
摘要 时序电路的可靠性问题日益成为人们关注的焦点。讨论高层次时序电路的可靠性评估方法,重点研究分析了贝叶斯可靠性分析方法、多阶段可靠性分析方法和基于概率转移矩阵的时序电路可靠性分析方法。以ISCAS 89基准电路为实验对象,选择几种典型的高层次时序电路可靠性评估方法进行实验和分析。研究结果和实验结果表明,电路的抽象级别越高,评估方法所获得结果的准确性就越低,评估时间开销越小;同一抽象层次上,不同类型的方法相比,仿真模拟方法的准确性高但时间开销大,解析方法省时但准确性较低。 Reliability of sequential circuits is emerging as an important concern in scaled electronic technologies. In this paper,a survey of the research progress of the high-level reliability analysis for sequential circuits was given. Specially, we focused on Bayesian reliability analysis, multiple-pass reliability analysis and reliability estimation of sequential cir-cuit based on probabilistic transfer matrix. And these analysis methods of sequential circuit were selected for experiment on the ISCAS 89 benchmark circuits. Research results and experimental results show that the abstraction level of circuit is higher,the accuracy of the results is lower,and the time overhead will be less. In the same abstraction level,the simu-lation methods have high accuracy,but also have more runtime,and analytical methods have low time overhead,but less accurate.
出处 《计算机科学》 CSCD 北大核心 2017年第B11期33-38,54,共7页 Computer Science
基金 国家自然科学基金(61561024 61462034 61563019) 江西省自然科学基金项目(20151BAB207035)资助
关键词 时序电路 可靠性评估 仿真模拟方法 模型解析方法 软差错 Sequential circuit,Reliability estimation,Simulation method,Model analytical method,Soft error
  • 相关文献

参考文献7

二级参考文献130

  • 1江建慧,员春欣.芯片级系统的在线测试技术[J].计算机研究与发展,2004,41(9):1593-1603. 被引量:2
  • 2赵天绪,段旭朝,郝跃.基于制造成品率模型的集成电路早期可靠性估计[J].电子学报,2005,33(11):1965-1968. 被引量:6
  • 3赵天绪,段旭朝,郝跃.集成电路互连线寿命的工艺缺陷影响分析[J].计算机学报,2006,29(2):227-232. 被引量:7
  • 4Kim J S, Nicopoulos C, Vijakrishnan N, et al. A probabilistic model for soft-error rate estimation in combinational logic[A]. Proc. of the 1 st Int' l Workshop on Probabilistic Analysis Techniques for Real Time and Embedded Systems, Pisa[C]. New York: Elsevier, 2034.25 - 31.
  • 5Asadi G, Tahoori M B. An analytical approach for soft error rate estimation in digital circuits[ A]. IEEE Int. Symp. on Circuits and Systems, Kobe [ C ]. Hoboken: John Wiley & Sons, 2005.2991 - 2994.
  • 6Krishnaswamy S, Viamontes G F, Markov I L, et al. Accurate reliability evaluation and enhancement via probabilistic transfer matrices[A]. Proc. of the Design, Automation and Test in Europe Conference and Exhibition, Munich[C ]. New York: ACM Society, 2005.282 - 287.
  • 7Parker K P and McCluskey E J. Probabilistic treatment of general combinational networks [J]. IEEE Trans on Computers, 1975,24(6) :668 - 670.
  • 8Parker K P and McCluskey E J. Analysis of logic circuits with faults using input signal probabilities[ J]. IEEE Trans on Computers, 1975,24(5) : 573 - 578.
  • 9Ogus R C. The probability of a correct output from a combinational circuit [ J ]. IEEE Trails on Computers, 1975,24 (5) : 534 - 544.
  • 10Zarandi H R, Miremadi S G, Ejlali A R. Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models[ A]. Proc. of the 18th IEEE Int'l Symp. on Defect and Fault-Tolerance in VLSI Systems, Boston[ C]. Washington De: IEEE Computer Society,2003.485 - 492.

共引文献53

同被引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部