期刊文献+

基于FPGA的高效数据过滤技术研究 被引量:3

Research on Efficient Data Filtering Based on FPGA
下载PDF
导出
摘要 为了提高Hadoop的数据处理效率,在Hadoop集群中加入FPGA对Hadoop分布式文件系统中存储的数据进行过滤,这样MapReduce程序只需要对过滤后的数据进行自定义的操作,从而避免了扫描全部数据.实验表明处理海量的数据时,FPGA能够显著地过滤掉无用数据,从而提高数据处理效率. In order to increase the efficiency of data processing, FPGA was injected into Hadoop cluster. FPGA will filter the data stored in HDFS(Hadoop Distributed File System). In this way MapRedeuce just need to process the filtered data. A series experiment shows that FPGA could filter useless data and increase the efficiency of data processing.
出处 《微电子学与计算机》 CSCD 北大核心 2017年第12期130-133,137,共5页 Microelectronics & Computer
基金 黑龙江省教育厅科研项目(12531113) 哈尔滨理工大学仪器研究项目(2012XZA04014)
关键词 数据过滤 FPGA 海量数据 HADOOP data filtering FPGA massive data hadoop
  • 相关文献

参考文献4

二级参考文献30

  • 1刘俊.基于大数据流的Multi-Agent系统模型研究[J].计算机技术与发展,2007,17(5):166-169. 被引量:10
  • 2Zhang Liangjie, Zhou Qun. CCOA: cloud computing open--architecture[C]//IEEE International Conference on Web Services. Los Angeles, CA: Press IEEE Com- puter Society, 2009: 608-612.
  • 3Dean J, Ghemawat S. MapReduce: simplified data pro- cessing on large elusters[C]//Proe 6th Syrup on Oper- ating System Design and Implementation, New York, ACM Press, 2004 : 137- 150.
  • 4Chih-Pin Su, et al. A High-throughput Low-cost AES Processor. Communications Magazine, IEEE, Dec. 2003,41(12).
  • 5S Morioka, A Satoh. A 10 Gbps Full-AES Crypto Design with a Twisted-BDD S-Box Architecture. Very Large Scale Integration (VISI) Systems, IEEE Transactions on,July 2004, 12(7).
  • 6K Gaj and P Chodowiec. Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware. Proc. Third Advanced Encryption Standard (AES) Candidate Conf., Apr. 2000.
  • 7N Sklavos, O Koufopavlou. Architectures and VISI implementations of the AES-Proposal Rijndael. Computers,IEEE Transactions on, Dec. 2002, 51 (12).
  • 8A J Elbirt, W Yip, B Chetwynd, and C Paar. An FPGA Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists. Proc. Third Advanced Encryption Standard (AES) Candidate Conf., Apr. 2000.
  • 9E Rodriguez-Henriquez, N A Saqib, A Diaz-Pkrez. 4.2 Gbits Single-chip FPGA Implementation of AES Algorithm. Electronics Letters, July 2003, 39(15).
  • 10Advanced Encryption Standard (AES) FIPS Pub. Nov. 2001.

共引文献327

同被引文献22

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部