期刊文献+

三值Toffoli门的级联优化及其应用

Optimization of Ternary Toffoli Gate's Cascade and Application
下载PDF
导出
摘要 三值Toffoli门是构成三值量子电路的基本逻辑门,而三值Toffoli门是通过M-S门实现。文中对相邻的三值Toffoli门的特性进行了分析,提出并证明了三值Toffoli门级联的化简规则,可有效减少电路的量子代价。同时在此化简方法上对现有的三值量子全加器进行改良设计,量子代价有明显减少。进一步证明了三值Toffoli门级联化简规则具有一般性和应用性。 Tema+ Toffoli gate is the basic logc gate in the tema+ quantum circuit. Tema+ Toffoli gate can berealized by M - S gate,the paper analyzed and summarized relationship between adjacent ternary Toffoli posed and proven the simplification rules of temam Toffoli gateg cascade,quantum costs have been dsimplification rules. In addition, we make improvement on temam quantum full adder, and quantuquantum full adder have been decreased. It also proved the validity and application of the simplification rules.
出处 《电子科技》 2017年第12期11-16,共6页 Electronic Science and Technology
基金 国家自然科学基金(61272224) 上海市教委创新重点项目(1488068)
关键词 三值Toffoli门 M-S门 化简规则 全加器 temam Toffoli gate M - S gate simplification rules full adder
  • 相关文献

参考文献4

二级参考文献37

  • 1朱珍超,张玉清.基于量子理论的秘密共享方案研究[J].通信学报,2009,30(S2):127-132. 被引量:2
  • 2朱焕东,黄春晖.量子密码技术及其应用[J].国外电子测量技术,2006,25(12):1-5. 被引量:7
  • 3Nielsen M, Chuang I. Quantum Computation and Quantum In- formation[M]. Cambridge Univ. Press, 2000.
  • 4De Vos A,Desoete B, Janiak F, et al. Control Gates as Building Blocks for Reversible Computers [A]// Proceedings of 11^th In- ternational Workshop on Power and Timing Modeling, Optimi- zation and Simulation [C]. Yverdon, Switzerland, Sep. 2001: 9201- 9210.
  • 5Merkle R C. Two types of mechanical reversible logoc[J]. Nano- technology, 1993(4) : 114-131.
  • 6Wille R, Grobe D. Fast exact Toffoli network synthesis of re- versible logic[A]//Proceedings of International Conference on Computer-Aided Design[C]. San Jose,USA, Nov. 2007 : 60-64.
  • 7Miller D M, Maslov D, Dueck G W. A transformation based al- gorithm for reversible logic synthesis[A]//Proceedings of DAC [C]. Anahem, California, USA, 2003 : 318-323.
  • 8Wan Si-shuang, Chen Han-wu, Cao Ru-jin. A Novel Transfor- marion-Based Algorithm for Reversible Logic Synthesis[A] // Proceedings of the 4^th International Symposium on Intelligence Computation and Applications (ISICA)[C]. Wuhan, PRC, Oct. 2009: 70-81.
  • 9Zheng Y, Huang C. A novel Toffoli network synthesis algorithm for reversible logic[A]// Proceedings of the 2009 Asia and South Pacific Design Automation Conference[C]. Los Alamitos: IEEE Computer Society Press, 2009:739-744.
  • 10Arabzadeh M, Saeedi M, Zamani M S. Rule-based Optimization of Reversible Circuits[A]//Proceedings of ASP-DAC' 2010 [C]. Taipei, Taiwan, Jan. 2010 : 849-854.

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部