期刊文献+

功率半导体器件表面钝化技术综述 被引量:4

Review of Surface Passivation Process for Power Semiconductor Devices
下载PDF
导出
摘要 表面钝化技术是半导体器件制造过程中的重要工艺环节,对器件的电学特性和可靠性有重要影响。文中侧重于功率器件领域,回顾了各种高压结终端所需的不同钝化工艺,包括平铺叠加的复合介质膜、有机聚合物覆盖、玻璃或有机聚合物填充等。综述了钝化工艺中所采用的各种钝化材料的性质和功能,给出了它们在功率器件结构中的典型数据,包括二氧化硅、磷硅玻璃、氮化硅、氮氧化硅、三氧化二铝、半绝缘多晶硅、聚酰亚胺(PI)、玻璃料等,并对新近用于钝化的苯并环丁烯、氢化无定形碳化硅和氢化无定形碳等材料进行了介绍和展望。 Surface passivation technology plays a key role in the production process of semiconductor devices,which has important influence on the electrical characteristics and reliability of the devices.Focusing on the field of power devices,this paper reviews the various passivation processes required for different high-voltage junction termination,including multi-layer dielectric films,organic polymer coatings,glass or organic polymer refilling.The properties and functions of various passivation materials employed in these passivation processes are also reviewed,and their typical data in the structures of power devices are given,including SiO_2,PSG,Si_3N_4,SiO_xN_y,Al_2O_3,SIPOS,PI,glass frit,etc.Finally,materials such as BCB,α-Si C: H,α-C: H,which was newly introduced into the passivation process,and their application prospect are discussed.
出处 《电子科技》 2017年第12期130-135,共6页 Electronic Science and Technology
基金 国家电网公司科技项目(SGRI-WD-71-15-005)
关键词 功率器件 钝化工艺 结终端结构 钝化材料 power semiconductor devices passivation technology edge termination structure passivation material
  • 相关文献

参考文献7

二级参考文献73

  • 1Vellvehi M,Flores D,et al.Design and Optimization of Suitable Edge Termination for 6.5 kV IGBTs[J].Microelectronics Journal,2002,33:765-769.
  • 2Chanho Park,Jinmyung Kim,et al.Deep Trench Terminations Using ICP RIE for Ideal Breakdown Voltages[C]// ISPSD 2003,April 14-17,Cambridge,UK:199-202.
  • 3Zitouni M,Morancho F,et al.A New Devices for Smart Power Inergrated Circuits:the Trench Lateral DMOSFET[C]// Proc.International Semiconductor Conference CAS 1998:137-140.
  • 4Dragomirescu D,Charitat G,et al.Novel Concept for High Voltage Junction Termination Tecniques Using Very Deep Trenches[C]//Proceedings of the International Semiconductor Conference,1999,v1:67-70.
  • 5Daniela Dragomirescu,Georges Charitat.Trench Termination Technique with vertical JTE for 6 kV Devices[C]//Proceedings of the 2000 BIPOLAR/BiCMOS Circuits and Technology Meeting,2000:86-89.
  • 6Qu Zhijun.Termination Structure for Superjunction Device[P].US-Patent 6,622,122 B2.
  • 7Onishi Y,Iwamoto S,et al.24 mΩ·cm-2 680 V Silicon Superjunction MOSFET[C]//Proceedings of 2002 International Symposium on Power Semiconductor Devices & ICs:241-244.
  • 8Wataru Saito,Ichiro Omura,et al.A 20 mΩ·cm-2 600 Vclass Superjunction MOSFET[C]//Proceedings of 2004 International Symposium on Power Semiconductor Devices & ICs:459-462.
  • 9Iwamoto S,Takahashi K,Kuribayashi H,et al.Above 500 V class Superjunction MOSFETs Fabricated by Deep Trench Etching and Epitaxial Growth[C]//Proceedings of the 17 International Symposium on Power Semiconductor Devices & ICs May 23-26,2005 Santa Barbara,CA:31-34.
  • 10Rochefort C,van Dalen R.A Scalable Trench Etch Based Process for High Voltage Vertical RESURF MOSFETs[C]//Proceedings of the 17 International Symposium on Power.Semiconductor Devices &.ICs May 23-26,2005 Santa Barbara,CA:35-38.

共引文献24

同被引文献27

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部