期刊文献+

一种3层无芯基板制造过程及翘曲变形模拟和机理分析 被引量:2

A Manufacturing Process and Warpage Simulation of Three-layers Coreless Substrate
下载PDF
导出
摘要 制造与装配过程的翘曲问题是应用无芯基板最大的挑战之一,其主要原因是不同材料间热机械性能不匹配所造成的。介绍了一种3层无芯基板的制造过程,并利用有限元软件ABAQUS6.10对该过程进行了模拟。通过对模拟结果与实验测试结果的对比,再对翘曲变形的机理进行分析,对比了不同因素对翘曲变形大小的影响,对减少翘曲变形给出了有效的工艺设计建议。 Due to the fact that the thermomechanical properties o f the different materials do not match, the warpage during the manufacturing and assembly process is one o f the biggest challenges in applying the coreless substrate. In the paper, a manufacturing process of a coreless substrate is introduced. The process is simulated by the finite element software ABAQUS6.10. The influence o f different factors on the warpage is analyzed by analyzing the simulation results and the mechanism o f warping deformation, and the helpful suggestion has been given to reduce the warpage.
出处 《电子与封装》 2017年第12期9-13,共5页 Electronics & Packaging
关键词 无芯基板 翘曲 ABAQUS coreless substrate warpage ABAQUS
  • 相关文献

参考文献1

二级参考文献10

  • 1Appelt B K, Tseng A, Uegaki S, et al. Thin packaging-What is next?[C]//CPMT Symposium Japan, 2012 2nd IEEE IEEE, Japan, 2012: 1-4.
  • 2Cho S, Chang T E, Lee J Y, et al. New dummy design and stiffener on warpage reduction in Ball Grid Array Printed Circuit Board[J]. Microelectronics Reliability, 2010,50(2):242-250.
  • 3Yujl, Nishitani. Invited talk: Coreless Packaging Technology for High-performance Application[C]. Electronic Components and Technology Conference (ECTC), 2012.
  • 4Kim J, Lee S, Lee J, et al. Warpage Issues and Assembly Challenges UsingComless Package Substrate[C]. IPC APEX EXPO, San Diego, 2012.
  • 5Yu Sun, He Xiaofeng, Wan Lixi. Development of ultra-thin low warpage coreless substrate[C]. Electronic Components and Technology Conference (ECTC), 2013.
  • 6Hung Y, Huang Y, Cheng R, et al. Process feasibility of a novel dielectric material in a chip embedded, coreless and asymmetrically built-up structure[C]. Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), 2013: 275-278.
  • 7Appelt B K, Su B, Huang A S F, et al. A new, cost-effective coreless substrate technology[C]. CPMT Symposium Japan, Japan, 2010.
  • 8Savic J, Nagar M, Xie W, et al. Mixed Pitch BGA (mpBGA) packaging development for high bandwidth-high speed networking devices[C]. Electronic Components and Technology Conference (ECTC), San Diego, 2012.
  • 9Kurashina M, Mizutani D, Koide M, et al. Low Warpage Coreless Substrate for Large-size LSI Packages[C]. Electronic Components and Technology Conference (ECTC), San Diego, 2012.
  • 10华嘉桢.IC封装基板的新一代过孔互连技术[J].印制电路信息,2010,18(12):42-46. 被引量:7

共引文献7

同被引文献7

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部