期刊文献+

3300 V FS型IGBT器件研制 被引量:1

Development of a 3300V Field Stop IGBT
下载PDF
导出
摘要 基于现有仿真及工艺平台,设计一款3 300V/50A场截止型绝缘栅双极晶体管器件(FS-IGBT),元胞采用场截止型平面栅结构,元胞注入采用自对准工艺,背面P型集电极采用透明集电极技术,降低导通状态的饱和压降。采用二维数值仿真主要研究了FS结构以及P^+集电极掺杂参数对器件性能的影响,通过参数拉偏仿真,重点分析了FS层和集电极P区注入剂量对器件参数的影响,确认了最佳的工艺窗口条件。通过合作方工艺平台对最终的结构进行了加工,最终测试结果显示IGBT器件通态压降为2.8V,击穿电压大于4 250V,关断损耗37mJ,开通损耗50mJ。 A 3 300 V/50 A field stop insulator gate bipolar transistor (FS-IGBT) based on the existing simulation platform was designed, of which the cell using the field stop planar gate structure and self-aligned implantation scheme, and a transparent contact was used for the back p-type collector in order to reduce the saturation voltage drop in the on-state. The influence of the FS structure and the doping parameters of the p-type collector on the device performance was studied with the aid of 2D numerical simulation. By adjusting parameters in the simulation, the impact of the FS layer and the implantation dosage of the p-type collector on the device parame- ters were emphatically analyzed, and the optimal process conditions are confirmed. The devices are fabricated using such structures on our partner's processing platform, and the measurement results show that the saturation voltage drop is 2. 8 V, the breakdown voltage is higher than 4 250 V, the turn-off switching energy is 37 mJ and the tun-on switching energy is 50 mJ.
出处 《固体电子学研究与进展》 CSCD 北大核心 2017年第4期266-270,298,共6页 Research & Progress of SSE
基金 国家电网公司科技项目(5455GB160001)
关键词 场截止型绝缘栅双极晶体管 击穿电压 饱和压降 关断损耗 field stop insulator gate bipolar transistor (FS-IGBT) breakdown voltage saturation voltage drop turn-off switching energy
  • 相关文献

参考文献2

二级参考文献25

  • 1亢宝位.IGBT发展概述[J].电力电子,2006,4(5):10-15. 被引量:18
  • 2Takayuki K, Katsunori A, Yasuhiro N, et al. 1 800 A/3.3 kV IGBT module using advanced trench HiGT structure and module design optimization[C]//PCIM Europe 2014, International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and EnergyManagement. Nuremberg, Germany, 2014: 346-353.
  • 3Andenna M, Otani Y, Matthias S, et al. The next generation high voltage IGBT modules utilizing enhanced-trench ET-IGBTs and field charge extraction fce-diodes[C]//2014 16th European Conference on Power Electronics and Applications. Lappeenranta, 2014: I- I I.
  • 4Storasta L, Rahimo M, Bellini M, et al. The Radial Layout Design Concept for the Bi-mode Insulated Gate Transistor[C]//International Symposium on Power Semiconductor Devices and ICs. San Diego, 2011 : 56-59.
  • 5Toyota Y, Watanabe S, Arai T, et al. Novel 3. 3-kV advanced trench HiGT with low loss and low dv/dt noise[C]//International Symposium on Power Semiconductor Devices and ICs. Kanazawa, 2013: 29-32.
  • 6Rahimo M, Kopta A, Linder S. Novel enhance planar IGBT technology rated up to 6.5 kV for low losses and higher SOA capability[C]//International Symposium on Power Semiconductor Devices and ICs. Naples, Italy, 2006: 1-4.
  • 7Praneet B, Peter W, Lee C, et al. Improvements in SOA Ruggedness of 6.5 kV IGBTs[C]//Power Electronics and Applications. Birmingham, 2011: 1-8.
  • 8Lee Kyu-Hyun, Kim Young Chul, Park Kyung Suk, et al. Optimized buffer layer for the high performance and enhanced short circuit immunity of trench IGBT[C]// PCIM 2013, International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and EnergyManagement. Nuremberg, Germany, 2013: 351-356.
  • 9Miki Y, Mulmnoki M, Matsuyoshi T, et al. High speed turn-on gate driving for 4.5 kV IEGT without increase in PiN diode recovery current[C]//International Symposium on Power Semiconductor Devices and ICs. Kanazawa, 2013: 347-350.
  • 10Chert Z, Nakamura K, Nishii A, et al. Abalanced high voltage IGBT design with ultra dynamic ruggedness and area-efficient edge termination[C]//International Symposium on Power Semiconductor Devices and ICs. Kanazawa, 2013: 37-40.

共引文献36

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部