期刊文献+

基于环形振荡器的时间数字转换器前期研究进展 被引量:1

Prophase Research Progress of Time-to-Digital Converters Based on Ring Oscillator
下载PDF
导出
摘要 随着CMOS工艺的不断发展,时间数字转换器(TDC)的性能不断提升,被广泛应用于医学成像、激光测距、全数字锁相环等领域。基于环形振荡器的时间数字转换器(RO-TDC)具有动态范围大和分辨率高的优点,已成为目前研究热点。介绍了RO-TDC的工作原理,综述了RO-TDC的结构类型和发展现状,总结了RO-TDC的发展趋势。 With the development of CMOS process,the performance of time-to-digital converters(TDC)had been continuously improved.They were widely used in biomedical imaging,laser ranging,all-digital phase-locked loops and other fields.The ring oscillator based time-to-digital converters(RO-TDC)became the focus of current researches because of the advantages of wide dynamic range and high resolution.Firstly,the operational principle of RO-TDCs was introduced,and then the structure types and current status of development of the RO-TDCs were discussed.Finally,the development trend of RO-TDCs was concluded.
出处 《微电子学》 CSCD 北大核心 2017年第6期876-880,共5页 Microelectronics
基金 国家自然科学基金资助项目(61404123)
关键词 时间数字转换器 环形振荡器 结构类型 发展趋势 Time-to-digital converter Ring oscillator Structure type Development trend
  • 相关文献

参考文献1

二级参考文献8

  • 1Oh T, Venkatra H, Moom U K. A time-based pipe- lined adc using both voltage and time domain informa- tion [J]. IEEE J Solid-State Circuits, 2014, 49 (4) : 961-971.
  • 2Kim K, Yu W, Cho S. A 9 bit, 1.12 ps resolution 2. 5 b/stage pipelined time-to-digital converter in 65 nm CMOS using time-register [J]. Solid-State Circuits, IEEE Journal of, 2014,49(4) : 1007-1016.
  • 3Seo Y H, Kim J S, Park H J, et al. , A 1.25 ps reso- lution 8b cyclic TDC in 0. 13 m CMOS [J]. Solid-State Circuits, IEEE Journal of, 2012,41 (3) : 736-743.
  • 4Straayer M Z, Perrott M. A multi-path gated ring os- cillator TDC with 1 st order noise shaping [J]. Solid State Circuits, IEEE Journal of, 2009, 44 (4): 1089-1098.
  • 5Yu W, Kim K, Cho S. A integrated noise 4 MHz bandwidth second-order time-to-digital converter with gated switched-ring oscillator[J]. Circuits and Sys- tems I, IEEE Transactions on, 2014, 61 (8): 2281 - 2289.
  • 6Wonskk yu S C, Kwangseok kina. A 0. 22 ps rms inte-grated noise 15 MHz bandwidth fourth-order delta-sig- ma time-to-digital converter using time-domain error- feedback filter [J]. Solid-State Circuits, IEEE Journal of, 2015,50(5) : 1251-1262.
  • 7Gande M, Maghari N, OH T, et al. A 71 dB dynamic range third-order TDC using charge-pump [J]. Proc IEEE Symp VLSI Circuits Dig,2012,38(7): 168-169.
  • 8Konishi T, Oknno K, Izumi S, et al. A second-order all-digital tdc with low jitter frequency shift oscillators and dynamic flipflops[J]. IEICE transactions on elec- tronics, 2013,96 (4) : 546-552.

共引文献2

同被引文献2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部