期刊文献+

一种Zynq SoC片内硬件加速的二维傅里叶变换 被引量:5

Two-dimensional Fourier Transform Based on Zynq SoC Hardware Acceleration
下载PDF
导出
摘要 由于二维傅里叶变换计算量大,会导致在嵌入式应用过程中速度过慢。为此本文实验了一种基于Xilinx Zynq芯片的片内硬件加速实现方式,主要利用片内的可编程逻辑资源来完成变换过程中的大量计算,利用片内的处理器系统完成整个算法实现过程中的数据传输与调度。在获得FPGA提供的并行计算的速度优势同时,又保留了处理器系统软件开发的灵活性。借助于Xilinx提供的一维快速傅里叶变换IP核与Xillybus提供的总线方案,本文的实验通过软硬件结合的方式实现了二维傅里叶变换算法,与OpenCV计算比较,计算速度显著提高。 As the two-dimensional Fourier transform requires a lot of calculation,so it often encounter the problem of slow speed in embedded applications.In the paper,a hardware acceleration method based on the Xilinx Zynq chip is designed,which mainly uses the onchip programmable logic resources to complete the large number of computation in the transformation process and uses the on-chip processor system processing system to complete the entire algorithm to achieve the process of data transmission and scheduling.This method not only obtains the speed advantage of parallel computing provided by FPGA,but also retains the flexible characteristics of processor system software development.In this paper,the two-dimensional Fourier transform algorithm is implemented by combining the hardware and software with the one-dimensional fast Fourier transform IP core provided by Xilinx and the bus scheme provided by Xillybus.Comparing with the OpenCV library function,the calculation speed is obviously improved.
作者 陈龙 曹力
出处 《单片机与嵌入式系统应用》 2018年第2期36-40,共5页 Microcontrollers & Embedded Systems
基金 国家级-低照度环境下基于红外图像的停机坪目标监视系统关键技术研究(U1633105)
关键词 Zynq 二维傅里叶变换 硬件加速 Zynq two-dimensional fourier transform hardware acceleration
  • 相关文献

参考文献3

二级参考文献23

  • 1杨丽娟,张白桦,叶旭桢.快速傅里叶变换FFT及其应用[J].光电工程,2004,31(B12):1-3. 被引量:95
  • 2LeCun Y,Bottou L,Bengio Y,et al.Gradient-based learningapplied to document recognition[J].Proceedings ofthe IEEE,1998,86(11):2278-2324.
  • 3Simard P Y,Steinkraus D,Platt J C.Best practices forconvolutional neural networks applied to visual documentanalysis[C]//Proceedings of the 7th InternationalConference on Document Analysis and Recognition,2003:958-962.
  • 4Chellapilla K,Puri S,Simard P.High performance convolutionalneural networks for document processing[C]//10th International Workshop on Frontiers in HandwritingRecognition,2006.
  • 5Chellapilla K,Shilman M,Simard P.Optimally combininga cascade of classifiers[C]//Electronic Imaging,2006:207-214.
  • 6Garcia C,Delakis M.Convolutional face finder:a neuralarchitecture for fast and robust face detection[J].IEEETransactions on Pattern Analysis and Machine Intelligence,2004,26(11):1408-1423.
  • 7Frome A,Cheung G,Abdulkader A,et al.Large-scale privacyprotection in google street view[C]//IEEE InternationalConference on Computer Vision,2009:2373-2380.
  • 8Bouvrie J.Notes on convolutional neural networks[Z].2006.
  • 9Sankaradas M,Jakkula V,Cadambi S,et al.A massivelyparallel coprocessor for convolutional neural networks[C]//20th IEEE International Conference on Application-specificSystems,Architectures and Processors,2009:53-60.
  • 10Cadambi S,Majumdar A,Becchi M,et al.A programmableparallel accelerator for learning and classification[C]//Proceedings of the 19th International Conference onParallel Architectures and Compilation Techniques,2010:273-284.

共引文献32

同被引文献28

引证文献5

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部