期刊文献+

基于二维汉明码结构的闪存纠错存储系统 被引量:2

Flash Error Correcting Storage System Using Two Dimensional Structure Hamming Code
下载PDF
导出
摘要 针对闪存存储单元会出现多位错误,提出了NAND型闪存存储器的二维汉明码算法,从行和列二维结构上对任意2Jbit字长的存储数据,用统一的公式化算法进行汉明编码,通过计算纠错偶对能够纠错多位数据误码的情况,译码时先纠错,再校验,保证存储系统数据的完整性,解决了MLC结构闪存的纠错问题.在此基础上分析了不能纠错的图样模式.该算法核心结构上只有异或操作,易于实现,适用于NAND型闪存存储器.实验表明,闪存系统中有效数据二维结构为1 024×128时,采用二维汉明码结构,编码效率为11%,实际编码效率为12.6%.其编码速度和译码速度均达到了102Gbps,适用于高速存储系统. NAND flash unit causes multi-bit data error, the two-dimensional Hamming code algorithm for NAND flash memory is proposed. Any two-dimensional length of 2J bit storage data From the row and column view, the uniform Hamming encoding algorithm formula is provided, by calculating error-correcting-pairs, multiple bit data error can be corrected. The error of the MLC structure and the integrity of data storage system is solved by first decoding, and then check decoding. On this basis, the error no-corrected pattern is analyzed. XOR operation which is the core structure of the algorithm is easy to implement and suitable for NAND flash memory. Experimental results show that the effective data in two-dimensional structure 1 024 * 128. Coding efficiency is 11%, actual 12. 6%. Its encoding speed and decoding speed are up to 102 Gbps, suitable for high-speed storage system.
出处 《微电子学与计算机》 CSCD 北大核心 2018年第3期1-3,共3页 Microelectronics & Computer
基金 国家自然科学基金(61501222) 山西省自然科学基金(2015011060) 南京工程学院校级科研基金(YKJ201322)
关键词 二维汉明码 纠错编码 NAND闪存 纠错偶对 two-dimensional hamming code error correcting code NAND flash error-correcting-pairs
  • 相关文献

参考文献4

二级参考文献25

  • 1严来金,李明,王梦.RS(255,223)译码器的设计与FPGA实现[J].微计算机信息,2005,21(1):148-149. 被引量:12
  • 2戴小红,潘志文.Reed-Solomon编译码器的设计与FPGA实现[J].现代电子技术,2006,29(3):119-121. 被引量:5
  • 3朱岩,沈卫华,孙辉先.基于闪存的固态存储器的数据管理[J].计算机工程,2007,33(12):73-75. 被引量:6
  • 4Ofer Tsur, Kfar Saba. Rugged, reliable, and secured data storage solutions for airborne ISR[J]. SPIE, 2004(5409) : 66 - 73.
  • 5Samsung. 256M× 8Bit/128M× 16 bit NAND flash memory (Revision10)[M]. Korea: Samsung Electronics Corporation, 2003.
  • 6Jones S. Design, selection and implementation of a content - addressable memory for a VLSI CMOS chip architecture [J]. IEEE Proceedings, 1988,135(3) : 165 - 172.
  • 7Prasad K,Raian B S. A construction of matroidal errorcorrecting networks[C]//ISITA, 2012. USA: Hawaii, 2012 : 401-405.
  • 8Son Hoang Dau, Skachek V, Yeow Meng Chee. Error correction for index coding with side information[J]. IEEE Transactions on Information Theory, 2013, 59 (3)..1517-1531.
  • 9Zhen Wang, Hierarchical decoding of double error cor- recting codes for high speed reliable memories[C]// Design Automation Conference (DAC). USA: Austin, 2013 .. 1-7.
  • 10丁双喜,张盛兵,贾宝峰.双通道流水线Flash存储系统的设计[J].微电子学与计算机,2008,25(8):224-228. 被引量:10

共引文献11

同被引文献11

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部