期刊文献+

高性能非平面沟道场效应晶体管

High performance non-planar channel field-effect transistor
下载PDF
导出
摘要 半导体器件的高速化、集成化要求其特征尺寸不断缩小,不可避免地导致短沟道效应,从而使得器件性能退化。提出了一种非平面沟道晶体管,利用二维半导体器件仿真软件SILVACO对其阈值电压退化、亚阈值特性和衬底电流进行了研究,并通过能带图、电势分布图和电场分布图探讨了其物理机理。研究表明非平面沟道晶体管可以很好地抑制阈值电压退化,改善器件的亚阈值特性,降低漏电流和衬底电流,提高击穿电压,从而抑制短沟道效应,提高器件的可靠性。 The high speed and integration of semiconductor devices require shrinking feature size, this will lead to the short-channel effect inevitably and cause degradation of device performance. A non-planar channel transistor was proposed in this paper, the two-dimensional semiconductor simulation software SILVACO was utilized to investigate the degradation of threshold voltage, sub-threshold characteristics and substrate current. Furthermore, the physical mechanism was researched by the energy band diagram, potential distribution and electric field distribution. The resuits show that the proposed transistor can suppress the degradation of threshold voltage, improve sub-threshold characteristics, reduce the leakage current, substrate current and increase the breakdown voltage, so as to suppress the short-channel effect and improve the reliability of the device.
出处 《应用科技》 CAS 2018年第1期51-55,60,共6页 Applied Science and Technology
基金 国家自然科学基金项目(61574081) 江苏省自然科学基金项目(BK20141431) 江苏省工业支撑计划项目(BE2013130)
关键词 短沟道效应 场效应晶体管 非平面沟道 阈值电压 亚阈值特性 short-channel effect field effect transistor nonplanar channel threshold Voltage sub-threshold characteristic
  • 相关文献

参考文献1

二级参考文献26

  • 1Colinge J P, Lee C W, Afzalian A, et al. Nanowire transistorswithout junctions. Nature Nanotechnol, 2010, 5(3): 225.
  • 2Lilienfeld J E. Method and apparatus for controlling electric current.US Patent, No. 1745175, Jan. 28, 1930.
  • 3Chen C, Lin J, Chiang M, et al. High-performance ultra-lowpower junctionless nanowire FET on SOI substrate in subthresholdlogic application. Proc IEEE Int SOI Conf, 2010: 1.
  • 4Lee C W, Fzalian A, Akhavan N D, et al. Junctionless multigatefield-effect transistor. Appl Phys Lett, 2009, 94(5): 053511.
  • 5Kranti A, Lee C W, Ferain I, et al. Junctionless nanowire transistor:properties and design guidelines. Proc IEEE 34th Eur Solid-State Device Res Conf, 2010: 357.
  • 6Gundapaneni S, Ganguly S, Kottantharayil A. Bulk planar junctionlesstransistor (BPJLT): an attractive device alternative forscaling. IEEE Electron Device Lett, 2011, 32(3): 261.
  • 7Mondal P, Ghosh B, Bal P. Planar junctionless transistor withnon-uniform channel doping. Appl Phys Lett, 2013, 102(13):133505.
  • 8Lee C W, Ferain I, Afzalian A, et al. Performance estimationof junctionless multigate transistors. Solid-State Electron, 2010,54(2): 97.
  • 9Lee C W, Ferain I, Akhavan N D, et al. Short-channel junctionlessnanowire transistors. Proc SSDM, 2010: 1044.
  • 10Gundapaneni S, Bajaj M, Pandey R K, et al. Effect of band-tobandtunneling on junctionless transistors. IEEE Trans ElectronDevices, 2012, 59(4): 1023.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部