期刊文献+

一种高增益高驱动能力的运算放大器 被引量:1

下载PDF
导出
摘要 运算放大器作为模拟集成电路和数模混合集成电路中的核心模块之一,其性能决定着整个电子系统的品质。本文提出了一种新颖的高增益高驱动能力运算放大器结构,其第一级采用共源共栅结构提高增益,第二级采用提出的跨导增强型推挽输出级,在保留高增益的同时,实现高驱动的性能。此外,基于本文提出的跨导增强型推挽输出级结构,可进一步分裂密勒补偿结构产生的极点,从而在使用较小密勒电容的情况下提升运算放大器稳定性。基于0.35μm BCD工艺对提出的运算放大器进行验证,结果表明在静态电流为84uA时,该放大器在3V^5V的供电电压下,低频增益为95dB,-3dB带宽在100Hz,单位增益带宽在14.4MHz附近,输出抽灌电流可分别达到15.6mA和2.4mA。 Operational amplifiers, whose performance determines the quality of entire electronic systems, are one of the core modules in analog integrated circuits and digital-to-analog mixed integrated circuits. A novel high-gain and high-drive operational amplifier is proposed in this paper. A cascode structure is adopted as the first stage to improve the gain, and the second stage is realized by the proposed transconductance-enhanced push-pull output stage, which can achieve high drive performance while retaining the high gain. In addition, with the help of transconductance boosting in proposed circuit structure, the poles generated by Miller compensation structure can be further divided. This can enhance the stability of operational amplifiers even with a smaller Miller capacitance. The presented operational amplifier has been verified in a 0.35 IX m BCD process. The results show that the low frequency gain of the amplifier is 95dB, and the -3dB bandwidth is 100Hz with 14MHz unit gain bandwidth. The output source and sink current can reach 15.6mA and 2.4mA, respectively with 84 Ix A quiescent current.
出处 《中国集成电路》 2018年第1期45-49,共5页 China lntegrated Circuit
基金 国家自然科学基金No.61674025、No.61306035 中央高校基础研究基金No.ZYGX2016J 056 “气象信息与信号处理”省高校重点实验室基金No.QXXCSYS201504、No.QXXCSYS201603
关键词 高增益 高驱动能力 运算放大器 密勒补偿 high gain high drive capability operational amplifier Miller compensation
  • 相关文献

参考文献3

二级参考文献18

  • 1Dongen R.V.,and Rikkink V.A 1.5V class AB CMOS buffer amplifier for driving low-resistance loads[J].IEEE J.Solid-State Circuits,Dec 1995,30(12):1333-1338.
  • 2Saari V.R.Low-power high-drive CMOS operational amplifier[J].IEEE J.Solid-State Circuits,Feb 1983,SC-18(1):121-127.
  • 3Palmisano G.,Palumbo G.,and Salerno R.A 1.5-V high drive capability CMOS op-amp[J].IEEE J.Solid-State Circuits,Feb 1999,34(2):248-252.
  • 4Palmisano G.and Palumbo G.A very efficient CMOS low voltage output stage[J].Electronic Lett,1995,31 (21):1830-1831.
  • 5Reay R.J.,and Kovacs T.A.An unconditionally stable two-stage CMOS amplifier[J].IEEE J.Solid-State Circuits,May 1995,30(5):591-594.
  • 6Nagaraj K.Large-swing CMOS buffer amplifier[J].IEEE J.Solid-State Circuits,Feb 1989,24(1):181-183.
  • 7Razavi B,Design of analog CMOS integrated circuits.McGraw-Hill international edition,2000.
  • 8Phillip E.CMOS模拟集成电路设计[M].冯军译.北京:电子工业出版社,2005.366-369.
  • 9毕查德,拉扎维著.模拟CMOS集成电路设计[M].陈贵灿等译.西安:西安交通大学出版社,2005.212-221.
  • 10Roewer F,Kleine U.A novel class of complementary folded-cascode opamps for low voltage[J].IEEE JSSC,2002,37(8):1080-1083.

共引文献5

同被引文献8

引证文献1

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部