4Eric Rotenberg.AR-SMT:A Microarchitectural Approach to Fault Tolerance in Microprocessors[].Twenty-NinthAnnual International Symposium on.1999
5Salloum C.E.,Steininger A.et al.Recovery mechanisms for dual core architectures[].thest IEEE international symposium on defect and fault tolerance in VLSI systems.2006
6Sundaramoorthy K,Purser Z.et al.Slipstream processors:improving both performance and fault tolerance[].Proceedings of theth ACM international conference onarchitectural support for programming languages and operating systems.2000
7Nickel J.B.,Somani A.K.REESE:A method of soft error detection in microprocessors[].Proceedings of the international conference on dependable systems and networks.2001
8Gomaa,M.A.,Scarbrough,C.,Vijaykumar,T.N.,Pomeranz,I.Transient-Fault Recovery for Chip Multiprocessors[].IEEE Micro Magazine.2003
9Mitra,S,Seifert,N,Zhang,M,Shi,Q,Kim,KS.Robust System Design with Built-In Soft Error Resilience[].IEEE Computer.2005
10Reinhardt S K,Mukherjee S S.Transient Fault Detection via Simultaneous Multithreading[].Proceedings of the th Annual International Symposium on Computer Architecture.2000
