期刊文献+

Single-event burnout hardening of planar power MOSFET with partially widened trench source 被引量:1

Single-event burnout hardening of planar power MOSFET with partially widened trench source
原文传递
导出
摘要 We present a single-event burnout(SEB) hardened planar power MOSFET with partially widened trench sources by three-dimensional(3 D) numerical simulation. The advantage of the proposed structure is that the work of the parasitic bipolar transistor inherited in the power MOSFET is suppressed effectively due to the elimination of the most sensitive region(P-well region below the N+ source). The simulation result shows that the proposed structure can enhance the SEB survivability significantly. The critical value of linear energy transfer(LET),which indicates the maximum deposited energy on the device without SEB behavior, increases from 0.06 to0.7 p C/μm. The SEB threshold voltage increases to 120 V, which is 80% of the rated breakdown voltage. Meanwhile, the main parameter characteristics of the proposed structure remain similar with those of the conventional planar structure. Therefore, this structure offers a potential optimization path to planar power MOSFET with high SEB survivability for space and atmospheric applications. We present a single-event burnout(SEB) hardened planar power MOSFET with partially widened trench sources by three-dimensional(3 D) numerical simulation. The advantage of the proposed structure is that the work of the parasitic bipolar transistor inherited in the power MOSFET is suppressed effectively due to the elimination of the most sensitive region(P-well region below the N+ source). The simulation result shows that the proposed structure can enhance the SEB survivability significantly. The critical value of linear energy transfer(LET),which indicates the maximum deposited energy on the device without SEB behavior, increases from 0.06 to0.7 p C/μm. The SEB threshold voltage increases to 120 V, which is 80% of the rated breakdown voltage. Meanwhile, the main parameter characteristics of the proposed structure remain similar with those of the conventional planar structure. Therefore, this structure offers a potential optimization path to planar power MOSFET with high SEB survivability for space and atmospheric applications.
出处 《Journal of Semiconductors》 EI CAS CSCD 2018年第3期44-49,共6页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(Nos.61404161,61404068,61404169)
关键词 planar power MOSFETs single-event burnout(SEB) parasitic bipolar transistor second breakdown voltage planar power MOSFETs single-event burnout(SEB) parasitic bipolar transistor second breakdown voltage
  • 相关文献

参考文献2

二级参考文献12

  • 1Power MOSFET application note. Rev.2.00. Renesas Technology, 2004.
  • 2Kevin F, Krishna S. Electrothermal.effects during unclamped inductive switching (UIS) of power MOSFET's. IEEE Trans Electron Devices, 1997, 44(5): 874.
  • 3Icaza-Deckelmann A, Wachutka G, Hider F, et al. Failure of multiple-cell power DMOS transistors in avalanche operation. Proceedings of the 33rd European Solid-State Research Conference (ESSDERC), Estoril, Portugal, 2003:323.
  • 4Buttay C, Salah T B, Bergogne D, et al. Avalanche behavior of low-voltage power MOSFETs. IEEE Power Electron Lett, 2004, 2(3): 104.
  • 5Daniel D, Andrej V, Juraj M, et al. Evaluation of the ruggedness of power DMOS transistor from electro-thermal simulation of UIS behavior. Solid-State Electron, 2008, 52:892.
  • 6Pawel I, Siemieniec R, Rosch M, et al. Experimental study and simulations on two different avalanche modes in trench power MOSFETs. lET Circuits Devices Syst, 2007, 1(5): 341.
  • 7Rutter P, Heppenstall K, Koh A, et al. High current repetitive avalanche of low voltage trench power MOSFET. 21st International Symposium on Power Semiconductor Devices & IC's, ISPSD, 2009:112.
  • 8Bemouxa B, Escoffierc R, Jalbaudc P, et al. Source electrode evolution of a low voltage power MOSFET under avalanche cycling. Microelectron Reliab, 2009, 49(9-11): 1341.
  • 9Wang Lixin, Liao Taiyi, Lu Jiang. Development of a stripe gate power MOSFET. Chinese Journal of Semiconductors, 2006, 27(13): 205 (in Chinese).
  • 10ISE TCAD release 10.0 manual. Integrated Systems Engineering, 2004.

共引文献3

同被引文献28

引证文献1

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部