期刊文献+

星载大容量固态存储控制器的级联编码设计 被引量:7

Design of cascade encoder for large capacity solid-state storage controller on satellite
下载PDF
导出
摘要 航天器大容量数据存储设备主要采用基于NAND Flash的固态存储器,但由于空间环境中单粒子翻转效应的影响,以及存储器芯片在操作过程中因为阈值电压偏移导致的位比特错误等原因,存储设备的可靠性降低。为提高数据存储设备的数据容错性,依据NAND Flash芯片物理结构和数据存储结构,具有针对性地提出RS(256,252)码+LDPC(8192,7154)码级联的纠检错并行编码设计,并优化编码算法的电路实现方法。建模仿真和地面测试系统测试结果表明:该设计具有低硬件开销、低功耗和高可靠性的优点。存储系统的数据总容量达512 Gb,有效数据吞吐率为700 Mb/s,能够满足航天器固态存储控制器对大容量数据控制和高数据吞吐量的设计需求。 The large-capacity data storage device of spacecraft mainly adopts the solid-state storage based on NAND Flash chip. However,due to data bit error caused by the single event upset of the space environment and the threshold voltage deviation during memory operation,the data reliability of the storage device is reduced. According to the physical structure and data structure of the NAND Flash chip,an error detection and correction coding design with RS( 256,252) + LDPC( 8192,7154) cascade encoder circuit was proposed,for improving the error tolerance of data storage devices. Moreover,the method for circuit realizing of the coding algorithm was optimized. The results of modeling simulation and the ground system testing prove that the solid-state storage controller system has the advantages of low hardware consumption,low power consumption and high reliability. In addition,the total capacity of the storage system reaches 512 Gb,and the effective data throughput is 700 Mb/s,which can meet the design requirements of large-capacity data control and high-data throughput for solid state storage controller of spacecraft.
作者 许志宏 安军社 燕威 董振兴 朱岩 XU Zhihong;AN Junshe;YAN Wei;DONG Zhenxing;ZHU Yan(National Space Science Center, Chinese Academy of Sciences, Beijing 100190, China;University of Chinese Academy of Sciences, Beijing 100190, China)
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2018年第2期103-111,共9页 Journal of National University of Defense Technology
基金 中国科学院空间科学战略性科技先导专项资助项目(XDA04060300)
关键词 NAND FLASH 数据可靠性 里德-所罗门编码 低密度奇偶校验编码 级联编码 NAND Flash data reliability Reed-Solomon encode low density parity check encode cascade encoder
  • 相关文献

参考文献7

二级参考文献74

  • 1邓丽芳译.空间数据系统委员会空间数据系统标准建议书[M].航空工业出版社,1995..
  • 2丹尼斯罗迪.卫星通信[M].北京:人民邮电出版社,2002:200-202.
  • 3Cain J B, cGregor D N. A recommended error control architecture for ATMnetworks with wireless links[J]. IEEE J. Select. Areas Comm, 1997, 15(1):16-28.
  • 4TIA/EIA/IS-787: Interim Standard, Common ATM Satellite Interface Interoperability Specification (CASI) [J]. 1999, (7):
  • 5Li Y, Cimini L J. Bounds on the interchannel interference of OFDM intime-varying impairments[J]. IEEE Trans. Commun., 2001(49):401-404 .
  • 6Ungerboeck G. Channel Coding with Multilevel Phase Signals[J]. IEEE Trans. Info. Theory, 1982(IT-28):55-67.
  • 7Benedet S, Divsalar Paralleled Concatenation of Interleaved Codes: Performing Analysis, Design, and terative Decoding[J]. IEEE Trans, 1998, 44(3): 909-926.
  • 8Lin Shu. Error control coding[M].2nd ed. Boston: Prentice Hall, 2002.
  • 9Richardson T J, Urbanke R L. Efficient encoding of low- density parity-check codes[J]. IEEE Transactions on Information Theory, 2001,47(2) :638 - 656.
  • 10Reed L S, Solomon G. Polynomial codes of certain finite fields[J]. Society of Industrial and Applied mathematies, 1960(8) :300 - 304.

共引文献35

同被引文献63

引证文献7

二级引证文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部