5[1]Verilog HDL高级数字设计Advanced Digital Design with the Verilog HDL, Section 9.7 "FIFOs and Synchronization across Clock Domains", Michael D.Ciletti,电子工业出版社,Feb.2004.
6[2]http:∥www.deeps.org/Tidbits/meta.html WHAT IS METASTABILITY ? 15 Oct 2001.
8[4]Clifford E. Cummings "Synthesis and Scripting Techniques for designing Multi-Asynchronous Clock Designs", SNUG 2001 (Synopsys Users Group Conference, San Jose, CA, 2001). User Papers, March 2001.
9冈萨雷斯.数字图像处理[M].北京:电子工业出版社,2003..
10Rabah H,Mathlas H.Linear amy processors with multiple access modes memory for real-time image processing[M].Proceeding of IEEE,2002.
