期刊文献+

深槽刻蚀工艺参数及干法清洗工艺的研究 被引量:1

Study on Process Parameters and Dry Cleaning Process of Deep Reactive Ion Etching
下载PDF
导出
摘要 本文研究了博世(Bosch)工艺的工艺参数及清洗工艺对刻蚀结果的影响。通过调节工艺参数(包括SF6气体的流量、工艺气压、上电极(Source)功率、下电极偏压(bias)功率、C4F8钝化切换时间)研究其对刻蚀速率、选择比及刻蚀形貌的影响,得到了工艺参数的一般性规律及本实验的最佳工艺条件,刻蚀速率1.77μm/min,选择比为91.23,深槽CD差在-0.2μm左右,刻蚀形貌为倒梯形且接近垂直。同时对干法清洗工艺进行了研究,解决长草异常的同时,提供了一种深槽刻蚀工艺维护的方法。 The influence of the process parameters of Bosch process and the cleaning process on the etching results were studied in this paper. We investigated the influence of the process parameters (including SF6 gas flow, chamber pressure, Source power, bias power, C4F8 passivation time) on etch rate, selectivity and etching morphology. Through the above experiments, the general rules of the process parameters and an optimization recipe was got, which etching rate was 1.77 um/min, selectivity was 91.23, trench CD loss was about -0.2um, the etching morphology was positive profile and nearly vertical. At the same time, the dry cleaning process was studied to solve the grass problem while providing a method for the maintenance of deep reactive ion etching process.
作者 周浩 罗燕飞 高周妙 闻永祥 李志栓 方佼 季锋 ZHOU Hao;LUO Yan-fei;GAO Zhou-miao;WEN Yong-xiang;LI Zhi-shuan;FANG Jiao;JI Feng(Hangzhou Silan Integrated Circuit Co., Ltd., Hangzhou 310083, China)
出处 《中国集成电路》 2018年第5期55-59,89,共6页 China lntegrated Circuit
关键词 博世工艺 深槽刻蚀 清洗工艺 微机械系统 Bosch process DRIE Cleaning process MEMS
  • 相关文献

参考文献1

二级参考文献7

  • 1F. Marty, L. Rousseau et al. Advanced etching of sil- icon based on deep reactive ion etching for silicon high aspect ratio microstructures and three-dimensional mi- cro- and nanostructures [J]. Microelectronics Journal, 2005, 36: 673-677.
  • 2M. K. Hooda, M. Wadhwa et al. systematic study of DRIE process for high aspect ratio micro structuring [J]. Vacuum, 2010, 84:1142-1148.
  • 3Reza Ghodssi, Pinyen Lin. MEMS Materials and Process Handbook [M]. New York, Springer, 2011: 407.
  • 4A. Summanwar et al. Elimination of notching phe- nomenon which occurs while performing deep silicon etching and stopping on an insulating layer [J]. IEEE, 2008, 129-132.
  • 5Janet Hopkins et al. US Pat.6187685 granted on 13 Feb. 2001.
  • 6F. Laermer et al. Developments and applications of silicon deep reactive ion etching [J]. Microelectronic Engineering, 2003, 67-68: 349-355.
  • 7M. Wasiik, A.P. Pisano. Low Frequency Process for Silicon On Insulator Deep Reactive Ion Etching [J]. Proc. SPIE, 2011:462-472.

共引文献1

同被引文献9

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部