期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于安全编码处理器的检错工具研究与设计 被引量：2

Study and Design of Error Detection Tool Based on VCP
下载PDF
导出
摘要 为了提高安全编码处理器的可维护性,基于安全冗余编码算法,设计了2种冗余代码检错工具。研究表明:在线检错工具较离线检错工具能够更准确地定位错误的初发位置,并且对程序的运行效率影响很小。 To improve the maintainability of the Vital Coding Processor, two kinds of error de- tection tool of redundant code are designed. It has been shown by study that that online error detection tool can find the original position of errors more accurately than the off-line one and have less effect on the efficiency of program running.
作者 瞿玲燕 张磊 郭舟
机构地区 卡斯柯信号有限公司研发中心
出处 《铁道通信信号》 2018年第5期57-60,共4页 Railway Signalling & Communication
关键词 安全编码处理器 安全苛求系统 检错工具 故障定位 冗余编码算法 VCP SCS Error detection tool Fault locatiom Redundant coding algorithm
分类号 U284.95 [交通运输工程—交通信息工程及控制]
  • 相关文献

参考文献2

二级参考文献16

  • 1Huang Chih-Tsun, Huang Jing-Reng, Wu Cheng-Wen. A programmable built-in self-test core for embedded memories [A]. Proc of Design Auto Conf( ASP-DAC 2000) [C]. 2000, 11 -12.
  • 2Wang Chih-Wea, Wu Chi-Feng, Li Jin-Fu, et al. A built-in self-test and self-diagnosis scheme for embedded SRAM [A]. Proc of the Ninth Asian Test Symp [C]. 2000, 45 -50.
  • 3Goor van de, A J, Tlili .B S. March tests for word-oriented memories[A]. Proc of Design, Auto and Test in Europe [C]. 1998: 501-508.
  • 4Rajsuman R. Design and test of large embedded memories: An overview [J]. IEEE Design & Test of Computers, 2001-05-06, 18(3): 16 -27.
  • 5Goor, van de A J. Testing Semiconductor Memories, Theory and Practice [M]. John Wiley & Sons, 1991.
  • 6Dekker R, et al. Fault modeling and test algorithm development for static random access memories[A]. ITC[C], 1988: 343-352.
  • 7Wu Chi-Feng, Huang Chih-Tsun, Wu Cheng-Wen. ramses: a fast memory fault simulator[A]. DFT '99, International Symp on Defect and Fault Tolerance in VLSI Systems[C]. 1999, 165 -173.
  • 8Bergfeld T J, Niggemeyer D, Rudnick E M. Diagnostic testing of embedded memories using BIST[A]. Proc Design, Automation and Test in Europe Conference and Exhibition 2000[C]. 2000:305 -309.
  • 9Huang Der-Cheng, Jone Wen-Ben. A parallel built-in self-diagnostic method for embedded memory arrays[J]. IEEE Trans on Computer-Aided Design of lntegrated Circuits and Systems, 2002-04, 21(4): 449 -465.
  • 10Li Jin-Fu, Cheng Kuo-Liang, Huang Chih-Tsun, et al. March-based RAM diagnosis algorithms for stuck-at and coupling faults[A], in Proc Int Test conf(ITC) [C]. 2001:758 -767.

共引文献6

同被引文献3

引证文献2

铁道通信信号
2018年 第5期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部