期刊文献+

基于存储划分和路径重用的粗粒度可重构结构循环映射算法 被引量:2

Coarse Grained Reconfigurable Architecture Loop Mapping Algorithm Based on Memory Partitioning and Path Reuse
下载PDF
导出
摘要 目前针对粗粒度可重构结构循环映射的研究主要集中在操作布局和临时数据路由,缺乏考虑数据映射的研究,该文提出一种基于存储划分和路径重用的模调度映射流程。首先进行细粒度的存储划分找到合适的数据映射,提高数据存取的并行性,再用模调度寻找操作布局和临时数据路由,最后利用构建的路由开销模型平衡存储器路由和处理单元路由的使用,引入路径重用策略优化路由资源。实验结果表明,该方法在循环的启动间隔、每周期指令数和执行延迟等方面均具有良好的性能。 The current research on Coarse Grained Reconfigurable Architecture(CGRA) loop mapping mainly focuses on operation placement and data routing,but seldom involves data mapping.To solve this problem,a mapping flow based on memory partitioning and path reuse is designed.Firstly,fine grained memory partitioning is used to find the data placement improving the parallelism of data access.Secondly,placement and routing is searched by modulo scheduling.Finally,the routing overhead model is used to balance memory routing and processing unit routing and path reuse strategy is introduced to optimize routing resources.Experimental results validate the performance of proposed approach in initiation interval,instruction per cycle and execution delay.
作者 张兴明 袁开坚 高彦钊 ZHANG Xingming;YUAN Kaijian;GAO Yanzhao(National Digital Switching System Engineering & Technological Research Center, Zhengzhou 450002, Chin)
出处 《电子与信息学报》 EI CSCD 北大核心 2018年第6期1520-1524,共5页 Journal of Electronics & Information Technology
基金 国家科技重大专项(2016ZX01012101) 国家自然科学基金(61572520 61521003)~~
关键词 粗粒度可重构结构 循环映射 存储划分 路径重用 Coarse Grained Reconfigurable Architecture (CGRA) Loop mapping Memory partitioning Path reuse
  • 相关文献

参考文献1

二级参考文献13

  • 1Theodoridis G, Soudris D, and Vassiliadis S. A Survey of Coarse-grain Reconfigurable Architectures and Cad Tools[M] Netherlands: Springer, 2008: 89-149.
  • 2Mei B, Lambrechts A, Verkest D, et al.. Architecture exploration for a reconfigurable architecture template[J]. IEEE Design and Test of Computers, 2005, 22(2): 90-101.
  • 3Atak O and Atalar A. BilRC: an execution triggered coarse grained reconfigurable architecture[J]. IEEE Transactions on Very Large Scale Integration ( VLSI) Systems, 2012, 21(7): 1285-1298.
  • 4Yan M, Yang Z, Liu L, et al.. ProDFA: accelerating domain applications with a coarse-grained runtime reconfigurable architecture[C]. 18th IEEE International Conference on Parallel and Distributed Systems, Singapore, 2012: 834-839.
  • 5Ozaki N, Yasuda Y, Saito Y, et al.. Cool mega-arrays: ultralow-power reconfigurable accelerator chips[J]. IEEE Micro Magazine, 2011, 31(6): 6-18.
  • 6Suzuki T, Yamada H, Yamahishi T, et al.. High-throughput, low-power software-defined radio using reconfigurable processors[J]. IEEE Micro Magazine, 2011, 31(6): 19-28.
  • 7Singh H, Lee M-H, Lu G, et al.. MorphoSys: an integrated reconfigurable system for data-parallel and computation- intensive applications[J]. IEEE Transactions on Computers, 2000, 49(5): 465-481.
  • 8Ferreira R S, Cardoso J M P, Damiany A, et al.. Fast placement and routing by extending coarse-grained reconfigurable arrays with Omega networks[J]. Journal of System Architecture, 2011, 57(8): 761-777.
  • 9Cardoso J M P, Diniz P C, and Weinhardt M. Compiling for reconfigurable computing: a survey[J]. ACM Computer Survey, 2010, 42(4): 1-65.
  • 10Sutter B D, Coene P, Aa T V, et al.. Placement-and- routing- based register allocation for coarse-grained reconfigurable arrays[C]. Proceedings of the 2008 ACM SIGPLAN-SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems: Tucson, 2008: 151-160.

共引文献4

同被引文献11

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部