期刊文献+

基于自定义探针的绑定前TSV测试方法 被引量:1

Pre-bond TSV test method using custom pad
下载PDF
导出
摘要 提出了一种基于自定义探针的绑定前TSV测试方法,该方法采用兼容于IEEE 1149.1测试标准的可测性设计结构,通过片上测试电路连接穿透硅通孔(TSV)前端和自定义探针连接TSV后端构成闭合回路,使得阻性故障测试不受故障位置影响,测试结果具有更高的精度。此外,与暂态过程中捕获TSV测试结果的其他测试方法不同,本方法是在稳态过程中进行,这使得寄生电容、TSV电容和生产工艺偏差对测试结果的影响更小,测试鲁棒性更高。经过HSPICE的仿真验证,证明了其有效性,根据仿真结果,对其测试精度,测试时间以及芯片占用面积进行了分析与评估。 A novel pre-bond through-silicon via(TSV) test method using customized pad is proposed. By using IEEE1149. 1 compatible design for testability(Df T) structure,the test circuit is connected with TSV front side and the custom pad is connected with TSV end side. As a result,a closed loop is built to implement TSV double-end test,making the test results independent of fault-location.Moreover,different from capturing TSV test results in transient process for conventional methods,the proposed method captures the TSV voltage when it is charged to steady-state,which makes the test results robust against process variation to a certain extent. The effectiveness of the proposed method is proved through HSPICE simulation. And the overall assessment on test resolution,test time,and the Df T area cost are analyzed and evaluated.
作者 方旭 俞洋 彭喜元 Fang Xu;Yu Yang;Peng Xiyuan(School of Electrical Engineering and Automation,Harbin Institute of Technology,Harbin 150001,China)
出处 《仪器仪表学报》 EI CAS CSCD 北大核心 2018年第5期141-151,共11页 Chinese Journal of Scientific Instrument
基金 国家自然科学基金(61571161)项目资助
关键词 3-D 可测性设计 自定义探针 稳态测试 穿透硅通孔 3-D design for testability custom pad steady-state test through-silicon via (TSV)
  • 相关文献

参考文献3

二级参考文献31

  • 1欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 2许川佩,王征,李智.基于量子进化算法的SoC测试结构优化[J].仪器仪表学报,2007,28(10):1792-1799. 被引量:4
  • 3TOPOL A W, LA TULIPE D C, SHI L, et al. Three-di- mensional integrated circuits [ C ]. IBM Journal of Re- search and Development, 2006, 50(4-5) : 491-506.
  • 4RAHMANI A M, LATIF K, LILJEBERG P, et al. Research and practices on 3D networks-on-chip architectures [ J ]. Norchip, 2010: 1-6.
  • 5FCCRO B S, PANDE P P, Networks-on-chip in a three- dimensional environment : A performance evaluation [ J ]. IEEE Transactions on Computers, 2009, 58(1): 32-45.
  • 6CHAN M J, HSU H L. A strategy for interconnect testing in stacked mesh network on chip[ C]. IEEE 25thInterna- tional Symposium on Defect and Fault Tolerance in VLSI Systems, 2010: 122-128.
  • 7NOIA B, CHAKRABARTY K, GOEL S K, et al. Test- architecture optimization and test scheduling for TSV- based 3-D stacked ICs [ J ]. IEEE Transactions on Com- puter-Aided Design of Integrated Circuits and Systems, 2011, 30(11) : 1705-1718.
  • 8COTA E, KREUTZ M, ZEFERINO C A, et al. The im- pact of NoC reuse on the testing of core-based systems [ C]. VLSI Test Symposium, 2003 : 128-133.
  • 9XIANG D, LIU G, CHAKRABARTY K, et al. Thermal- aware test scheduling for NOC-based 3D integrated cir- cuits [ C ]. IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC), 2003: 96-101.
  • 10SBIAI T, NAMBA K. NoC dynamically reconfigurable as TAM [ C]. IEEE 21st Asian Test Symposium, 2012: 326 -331.

共引文献24

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部