期刊文献+

千万门级FPGA芯片设计平台的数据存储技术 被引量:1

Above 10 Million Gate-Level FPGA Chip Design Platform Digital Storage Technology
下载PDF
导出
摘要 高档芯片设计平台中,数字存储技术是关键技术。采用虚拟化技术构成Net App8060中心存储分布式虚拟化系统,实现集团3个子公司存储资源共享,给出了数据存储双活容灾与备份功能,以及存储快照技术,快速恢复丢失数据。结合网络与服务器系统的一体式虚拟化技术,构成FPGA芯片设计系统,可满足千万门级FPGA芯片设计要求。 The virtualized technology was used to construct the Net App 8060 central storage virtualization system. The storage resources of the Group's three subsidiaries were shared, and the data storage disaster recovery and backup functions were provided. The snapshot technology was used to quickly recover lost data. Combining the integrated virtualization technology of the network and server systems, the FPGA chip design system can meet the design requirements for 10 million gate FPGA chips
作者 朱瑜 ZHU Yu(Wuxi Zhongweiyixin Core Co.,Ltd.,Wuxi Jiangsu 214072)
出处 《数字技术与应用》 2018年第6期143-143,145,共2页 Digital Technology & Application
关键词 FPGA EDA 虚拟化 快照 FPGA EDA virtualization snapshot
  • 相关文献

参考文献4

二级参考文献29

  • 1姚钢.Magma重点扶持中国IC设计业新手[J].电子经理世界,2005,(3).
  • 2电子工程专辑:新闻[EB/OL].http://www.eetchina.com.
  • 3Zuchowski P S, Reynolds C B, Grupp R J, et al. A hy- brid ASIC and FPGA architecture [ C ]// Proceedings of International Conference on Computer-aided Design. San Jose (USA) : IEEE/ACM, 2002: 187-194.
  • 4Sivaswamyy S, Wang G. HARP: hardwired routing pat- tern FPGAs [ C]// Proceedings of the 13th ACM/SIGDA International Symposium on Field Programmable Gate Ar- rays. Monterey (USA): ACM, 2005: 21-25.
  • 5Betz V, Rose J. Automatic generation of FPGA routing ar- chitectures from high-Level descriptions [ C ]// Proceed- ings of the Eighth ACM/SIGDA International Symposium on Field Programmable Gate Arrays. Monterey ( USA ) : ACM, 2000: 175-184.
  • 6Kafafi N, Bozman K, Wihon Steven J E. Architecture and algorithms for synthesizable embedded programmable logic core [ C ]//Proceedings of the Eleventh ACM/SIGDA In- ternational Symposium on Field Programmable Gate Ar- rays. Monterey(USA): ACM, 2003: 3-11.
  • 7Jonathan R. The GILES research project: automatic lay- out of FPGAs from an architectural specification [ EB/ OL]. Toronto (Canada): University of Toronto. http: //www. eecg. toronto, edu/-jayar/pubs/ATL/ATL, html.
  • 8Williams S. ICARUS verilog [ EB/OL]. http: //www. icarus, com/eda/verilog.
  • 9Berkeley Logic Synthesis and Verification Group. ABC: a system for sequential synthesis and verification [ EB/ OL]. http: //www-cad. eecs. berkeley, edu/- alanmi/ abc.
  • 10Mishchenko A, Cho S, Chatterjee S, et al. Combina- tional and sequential mapping with priority cuts [ C ]// Proceedings of International Conference on Computer-aided Design. San Jose(USA) : IEEE/ACM, 2007 : 354-361.

共引文献32

同被引文献15

引证文献1

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部