期刊文献+

FPGA多模式高效脉冲压缩工程应用

Engineering Applications of Efficient Pulse Compression with Multiple Working Modes Based on FPGA
下载PDF
导出
摘要 针对现代雷达系统功能需求多样化、处理数据量大的特点,提出一种基于现场可编程门阵列(FPGA)处理平台的多模式高效频域脉冲压缩方法。其快速傅里叶变换(FFT)模块采用复式FFT结构,其运算能力比基-4 Burst I/O结构提高了一倍;参考函数模块采用实时查表法,根据发射信号基本参数对参考信号进行实时生成;脉冲压缩模块进行了知识产权(IP)核封装处理,使其既能通过灵活配置适应多工作模式实用需求,又能够便利地移植和复用。采用此方法在基于Virtex-7 FPGA硬件平台上进行试验验证,结果表明,该方法能够高效地实现8192点至32768点脉冲压缩处理,处理点数多,实时性高,且处理结果满足航天工程应用要求。 According to the characteristics of the multiple function requirements and mass data processing in modern radar system,an efficient frequency-domain pulse compression approach with multiple working modes based on field programmable gate array( FPGA) is proposed. In this approach,the fast Fourier transform( FFT) is realized by a compound FFT architecture whose computing power is two times of radix-4 Burst I/O architecture's and the reference signal is timely created by the LUT method depending on the basic parameters of the transmitted signal. The pulse compression module is encapsulated in intellectual property( IP) core so that it can be configured flexibly to meet the requirements of the multiple working modes and easy transplantation. The experimental results based on the Virtex-7 FPGA hardware platform show that from 8192 to 32768 points the compression is efficiently realized with excellent real-time characteristics.In addition,the processing results of the approach can meet the requirements of the aerospace engineering practice.
作者 李翱 于勇 褚超 张振华 LI Ao;YU Yong;CHU Chao;ZHANG Zhen-hua(Beijing Research Institute of Telemetry,Beijing 100076,China)
出处 《宇航学报》 EI CAS CSCD 北大核心 2018年第6期697-701,共5页 Journal of Astronautics
关键词 卫星载荷 FPGA 脉冲压缩 复式FFT结构 实时处理 Satellite payload FPGA Pulse compression Compound FFT architecture Real-time processing
  • 相关文献

参考文献6

二级参考文献31

  • 1王小哲,张金成,秦轶炜.基于FPGA的雷达脉冲压缩处理器设计[J].现代防御技术,2008,36(6):135-139. 被引量:2
  • 2郑新春,冯小平.脉冲压缩雷达地杂波模拟与系统实现[J].雷达与对抗,2005,25(1):21-24. 被引量:7
  • 3邢克飞,杨俊,王跃科,肖争鸣,周永彬.Xilinx SRAM型FPGA抗辐射设计技术研究[J].宇航学报,2007,28(1):123-129. 被引量:51
  • 4杨明磊,陈伯孝,张守宏.宽带信号的中频正交采样[J].现代雷达,2007,29(3):47-51. 被引量:15
  • 5Cheatham J A, Emmert J M, Baumgart S. A survey of fault tolerant methodologies for FPGAs [ J ]. ACM Transactions on Design Automation of Electronic Systeurs, 2006, 11 (2) : 501 -533.
  • 6Doumar A, Ito H. Detecting, diagnosing, and tolerating faults in SRAM based field programmable gate arrays: a survey[ J ]. IEEE Transactions on Very Large Scale Integration (VLS|) Systems, 2003, 11(3) : 386 -405.
  • 71-1uang W J, McCluskey E J. Column-based precompiled configuration techniques for FPGA [ C ]. 'lhe 9th Annual IEEE Symposium on Field- Programmable Custom Computing Machines, Rohnert Park, USA, March 29-April 2, 2001.
  • 8Dutt S, Shanmugavel V, Trimberger S. Efficient incrementalrerouting for fault reconfiguration in field programmable gate arrays [ C ]. The 1999 IEEE/ACM international conference on Computer- aided desigt. San Jose, USA, November 7 - 11, 1999.
  • 9Keymeulen D, Zebulum R S, Jin Y, et al. Fault-tolerant evolvable hardware using field-programmable transistor arrays J ]. IEEE Transactions on Reliability, 2000, 49(3): 305 -315.
  • 10Oreifej R S, A1 - Haddad R N, Tan H, eta|. Layered approach to intrinsic evolvable hardware using direct bitstream manipulation of Virtex-II Pro device[ C]. The 17th International Conference on Field Programmable Logic and Applications. Amsterdam, Netherlands, August 27 - 29, 2007.

共引文献35

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部