期刊文献+

统一染色阵列指令模拟器的设计与实现

下载PDF
导出
摘要 文章结合图形处理器研制需求,通过设计、实现针对统一染色阵列汇编程序的指令集模拟器(Instruction Set Simulator,ISS),在虚拟时钟精确层面仿真每条指令在目标处理硬件上的执行效果,在硬件系统开发完成前支持软件开发人员完成大部分的开发和调试工作,从而提高图形处理器的研制效率。同时,在仿真验证中,根据预测的性能分析指标,反馈并指导硬件架构的设计,提高硬件系统设计效率。
出处 《信息通信》 2018年第3期59-60,共2页 Information & Communications
  • 相关文献

参考文献2

二级参考文献13

  • 1Zhu Jian-wen, Gajski D D. An ultra-fast instruction set simulator[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2002,10(3):363 -373.
  • 2Achim Nohl, Gunnar Braun, Andread Hoffmann. A universal technique for fast and flexible instruction-set architecture simulation[C].Proceedings of DAC 2002, New Orleans, Louisiana, USA,2002:22-27.
  • 3ARM Limited. ARM architecture reference manual[Z]. ARM DDI0100E,1996.
  • 4ARM Limited. ARM ELF File Format[Z]. ARM DUI0101A ,1998.
  • 5Ghosh A , Bershteyn M R , Chien C et al. A hardware-software co-simulator for embedded system design and debugging[C]. Proc. Asia South Pacific Design Automation Conference,1995:155-164.
  • 6Chang You-Sung,Lee Seungjong,Park In-Cheol,et al.Design Automation Conference,1999 Proceedings,36th,1999:181
  • 7Hu A J.Formal hardware verification with BDDs:an introduction.Communications,Computers and Signal Processing,1997 10 Years PACRIM 1987~1997-Networking the Pacific Rim.1997 IEEE Pacific Rim Conference,1997,2:677
  • 8Iwashita H,Kowatari S,Nakata T,et al.Automatic program generator for simulation-based processor verification.Test Symposium,1994,Proceedings of the Third Asian,1994:298
  • 9Kaivola R,Narasimhan N.Formal verification of the Pentium(R) 4 multiplier.High-Level Design Validation and Test Workshop,2001 Proceedings of Sixth IEEE International,2001:115
  • 10Patankar V A,Jain A,Bryant R E.Formal verification of an ARM processor.VLSI Design,1999 Proceedings of Twelfth International Conference,1999:282

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部