期刊文献+

一种基于LMS算法的流水线ADC数字校准算法 被引量:1

A Digital Calibration Algorithm for Pipeline ADC Based on LMS Algorithm
下载PDF
导出
摘要 文章提出了一种基于LMS算法,自动迭代一阶三阶误差系数的后台数字校准技术.该校准技术能够有效地减小电容失配、运放有限增益等非线性因素对系统的影响,提高系统的线性度.使用Simulink对所搭建的16位流水线ADC进行仿真,当采样频率为100 MHz,输入信号频率为45 MHz时,通过校准,流水线ADC的有效位数ENOB从9.6位提升至15.7位,信噪比SNR由67.5dB提升至97.6dB,无杂散动态范围SFDR由64.9dB提升至110.8dB. This paper presents a back-end digital calibration technology,which is based on LMS algorithm and can iterates first-and third-order error coefficients automatically.The calibration technology can reduce the influence of capacitive mismatch,op amp limited gain and other nonlinear factors,and improve linearity of the system effectively.The entire digital calibration system was modeled with Simulink.The simulation results showed that the ENOB,SNR,and SFDR of the pipeline ADC with sampling rate of 100 MHz and input rate of 45 MHz were improved from 9.6 bit to 15.7 bit,67.5 dB to 97.6 dB and 64.9 dB to 110.8 dB respectively after calibration.
作者 张章 徐姚华 解光军 ZHANG Zhang;XU Yao-hua;XIE Guang-jun(School of Electronic Science and Applied Physics,Hefei University of Technology,Hefei 230009,China)
出处 《微电子学与计算机》 CSCD 北大核心 2018年第9期103-107,共5页 Microelectronics & Computer
基金 国家自然科学基金(61404043)
关键词 流水线ADC LMS算法 非线性误差 数字校准 Pipeline ADC LMS Algorithm Nonlinear error Digital calibration
  • 相关文献

参考文献3

二级参考文献36

  • 1戴澜,周玉梅,胡晓宇.一种应用于流水线A/D转换器的数字校准算法[J].微电子学,2007,37(4):482-485. 被引量:3
  • 2Opris I E,Wong B C, Chin S W.A pipeline A/D converter architecture with low DNL. IEEE J Solid-State Circuits,2000,35:281
  • 3Sonkusale S, Van der Spiegel J. Mixed-signal calibration of pipelined analog-digital converters. IEEE International SOC Conference, 2003:327
  • 4Li Jipeng, Moon Un-Ku. Background calibration techniques for multistage pipelined ADCs with ADCs with digital redundancy. IEEE Trans Circuit Syst, 2003,50 ( Ⅱ ) : 531
  • 5Shu T, Song B, Bcarania K. A 13-b, 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter. IEEE J Solid-State Circuits,1997,32:1866
  • 6Ming J, Lewis S. An 8-bits 80-Msample/s pipelined analog-to-digital converter with background calibration. IEEE J Solid-State Circuits, 2001,36 : 1489
  • 7Siragusa E, Galton I. Gain error correction technique for pipelined analog-to-digital converters. Electron Lett, 2000,36 : 617
  • 8Murmann B,Boser B. A 12-b 75MS/s pipelined ADC using openloop residue amplifier. ISSCC Dig Tech Papers,2003:330
  • 9Li Jipeng, Moon Un-Ku. Background calibration techniques for multistage pipelined ADCs with ADCs with digital redundancy. IEEE Trans Circuit Syst, 2003,50 ( Ⅱ ): 531
  • 10Karanicolas A N, Lee H S, Bacrania K L. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC. IEEE J Solid-State Circuits, 1993,28(12):1207

共引文献4

同被引文献11

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部