期刊文献+

新型集成电路隔离技术——STI隔离 被引量:3

New isolation technology of IC:STI isolation
下载PDF
导出
摘要 集成电路器件的特征尺寸进入深亚微米时代后,由于微细化和性能方面的影响,一些传统的器件结构将不再适用。传统的本征氧化隔离技术由于漏电流、平坦化、高温再分布等方面的原因,将被浅沟隔离技术所取代。论述了集成电路进入深亚微米时代后的STI(浅沟隔离)技术,指出了STI隔离工艺的主要特点、关键工艺及工艺实现方法。 With the IC scaling down to deep-sub micro generation,due to the degradation of performance,any conventional device structure is not applicable to IC.Shallow trench isolation will increasingly instead of LOCOS isolation which has been impacted by leakage currents,pla-narization and redistribution.This article describes the STI isolation technology when the feature size scaled down to deep-sub micron,and indicats the characteristics,process flow and perfor-mance of STI isolation.
作者 闻黎 王建华
出处 《微纳电子技术》 CAS 2002年第9期39-43,共5页 Micronanoelectronic Technology
  • 相关文献

参考文献2

  • 1[1]WERBANETH P.Observations on the chemistry and physics of STI etch in Cl2-Ar plasmas [J] .Solid state technology, 2000, 12.
  • 2[2]SMEKALIN K.CMP dishing effects in shallow trench isolation [J] .Solid state technology, 1997, 7.

同被引文献14

  • 1MASAFUMI M,HIROYUKI O,YUKIHIRO K.Impact of reducing STI-induced stress on layout dependence of MOSFET characteristics[J].IEEE Transactions on Electron Devices,2004,51(3):440-443.
  • 2SHEU Yiming,YANG Shengjier.Modeling mechanical stress effect on dopant diffusion in scaled MOSFETs[J].IEEE Transactions on Electron Devices,2005,52(1):30-33.
  • 3MOROZ V,ENEMAN G,VERHEYEN P,et al.The impact of layout on stress-enhanced transistor performance[C]∥International Conference on Simulation of Semiconductor Processes and Device.Piscataway:IEEE,2005:143-146.
  • 4KAHNG A B,PUNEET S,TOPALOGLU R O.Exploiting STI stress for performance[C]∥ IEEE Conference on Computer-Aided Design.Piscataway:IEEE,2007:83-90.
  • 5WILS N,TUINHOUT H,MEIJER M.Influence of STI stress on drain current matching in advanced CMOS[C]∥ IEEE International Conference Microelectronic Test Structures.Piscataway:IEEE,2008:238-242.
  • 6BOAZ E,PAOLO P,ILAN B.NROM:A novel localized trapping,2-bit nonvolatile memory cell[J].IEEE Electron Device Letters,2000,21(11):543-545.
  • 7LI Z,YANG F,WANG J,et al.The impact of shallow trench isolation on the channel hot electron programming behaviors of SONOS cells[C]∥Infernational Semiconductor Technology Conference.Shanghai:ECS,2009:43-46.
  • 8CALLON C,REIMBOLD G,GHIBAUDO G,et al.Electrical analysis of mechanical stress induced by STI in short MOSFETs using externally applied stress[J].IEEE Transactions on Electron Devices,2004,51(8):1254-1261.
  • 9ROSMARIA W,AHMAD W,KORDESCH A V,et al.TCAD simulation of STI stress effect on active length for 130nm technology[C]∥ IEEE International Conference on Semiconductor Electronics.Piscataway:IEEE,2006:103-104.
  • 10武利翻.CCD纵向抗晕结构设计与优化[J].现代电子技术,2010,33(16):172-174. 被引量:2

引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部