期刊文献+

一种基于NoC的MPSoC模拟器的实现

Implementation of a MPSoC Simulator Based on NoC
下载PDF
导出
摘要 本文设计了一款系统结构参数可配置的多核全系统模拟器MPSimu(MPSoC Simulator),采用混合精度建模技术实现模拟器速度与精度的平衡,集成了调试器和布局优化器用于工作数据收集、调试及布局优化.实验结果表明,MPSimu较为准确地模拟了目标系统的行为,测试程序在MPSimu上运行的周期与系统实测周期误差在10%以内,为MPSoC的性能评测和架构分析提供一种高效的解决方案. This paper designs a multi-core system simulator MPSimu(MPSoC Simulator) with configurable system structure parameters, which realizes the balance of speed and precision of the simulator by using the hybrid precision modeling technology, and integrates the debugger and the layout optimizer for work data collection, debugging and layout optimization. The experimental results show MPSimu simulates the behavior of the target system more accurately. The test program running on MPSimu has a period error of less than 10% with the measured period of the system, providing an efficient solution for MPSoC performance evaluation and architecture analysis.
作者 张多利 史岩松 汪健 宋宇鲲 ZHANG Duo-li;SHI Yan-song;WANG Jan;SONG Yu-kun(School of Electronic Science and Applied Physics,Hefei University of Technology,Hefei 230009,China;China North Industries Group,The 214 Institute,Bengbu 233000,China)
出处 《微电子学与计算机》 CSCD 北大核心 2018年第10期131-135,共5页 Microelectronics & Computer
基金 国家自然科学基金资助项目(61106020)
关键词 片上网络 多核片上系统 模拟器 混合精度建模 NoC MPSoC simulator hybrid precision modeling
  • 相关文献

参考文献2

二级参考文献43

  • 1Bell S,Edwards B,Amann J,et al.tile64-processor:A 64-core soc with mesh interconnect[C]//Proc of ISSCC'2008.Piscataway,NJ:IEEE,2008:88-598.
  • 2Howard J,Dighe S,Hoskote Y,et al.A 48-core ia-32message-passing processor with dvfs in 45nm cmos[C]//Proc of ISSCC'2010.Piscataway,NJ:IEEE,2010:108-109.
  • 3Eyerman S,Eeckhout L,Karkhanis T,et al.A mechanisticperformance model for superscalar out-of-order processors[J].ACM Trans on Computer System,2009, 27(2):3:1-3:27.
  • 4Rosenblum M,Bugnion E,Devine S,et al.Using the simosmachine simulator to study complex computer systems[J].ACM Trans on Modeling Computer Simulation,1997,7(1):78-103.
  • 5Binkert N,Beckmann B,Black G,et al.The gem5 simulator[J].SIGARCH Computer Architecture News,2011,39(2):1-7.
  • 6Bellard F.Qemu,a fast and portable dynamic translator[C]//Proc of the 14th USENIX Annual Technical Conf.Boston,USA:FREENIX Track,2005:41-46.
  • 7Jaleel A,Cohn R,Luk C K,et al.Cmpsim:A pin-basedon-the-fly multi-core cache simulator[C]// Proc of the 4th Annual Workshop on Modeling,Benchmarking and Simulation.Piscataway,Nj:IEEE,2008:28-36.
  • 8Ganger G,Worthington B,Patt Y.The disksim simulationenvironment version 2.0 reference manual[R].Pittsburgh,PA:Carnegie Mellon University,1999.
  • 9Wang D,Ganesh B,Tuaycharoen N,et al.Dramsim:Amemory system simulator[J].ACM Sigarch Computer Architecture News,2005,33(4):100-107.
  • 10Bohrer P,Peterson J,Elnozahy M,et al.Mambo:A fullsystem simulator for the powerpc architecture[J].ACM SIGMETRICS Performance Evaluation Review,2004,31(4):8-12.

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部